{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:59Z","timestamp":1740139499059,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","funder":[{"name":"National Key Research and Development Program of China","award":["2018YFB2202800"],"award-info":[{"award-number":["2018YFB2202800"]}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61822401"],"award-info":[{"award-number":["61822401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing New-Star Plan of Science and Technology","award":["Z191100001119101"],"award-info":[{"award-number":["Z191100001119101"]}]},{"DOI":"10.13039\/501100007937","name":"Information Technology Institute, Peking University, Tianjin Binhai","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007937","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcsi.2021.3051050","type":"journal-article","created":{"date-parts":[[2021,1,26]],"date-time":"2021-01-26T20:52:45Z","timestamp":1611694365000},"page":"1624-1635","source":"Crossref","is-referenced-by-count":0,"title":["Re-Assessment of Steep-Slope Device Design From a Circuit-Level Perspective Using Novel Evaluation Criteria and Model-Less Method"],"prefix":"10.1109","volume":"68","author":[{"given":"Zhixuan","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Le","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qianqian","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"15","article-title":"14 nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref11","first-page":"47","article-title":"First experimental demonstration of negative capacitance InGaAs MOSFETs with Hf0.5Zr0.5O? ferroelectric gate stack","author":"luc","year":"2018","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268397"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169149"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168825"},{"key":"ref15","first-page":"124","article-title":"Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic","author":"avci","year":"2011","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref16","first-page":"16","article-title":"Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET-re-thinking the technology assessment methodology for complementary logic applications","author":"wei","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2175484"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2335032"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2342371"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0225"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702101"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026516"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062952"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8051028"},{"key":"ref8","first-page":"8","article-title":"A novel Si tunnel FET with 36 mV\/dec subthreshold slope based on junction depleted-modulation through striped gate configuration","author":"huang","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614698"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351297"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-014-5196-3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047044"},{"journal-title":"Predictive Technology Model (PTM)","year":"2018","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.4894624"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2377576"},{"journal-title":"Benchmarking MCU power consumption for ultra-low-power applications","year":"2012","author":"borgeson","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9371268\/09336316.pdf?arnumber=9336316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T23:04:37Z","timestamp":1628636677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9336316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3051050","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}