{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,30]],"date-time":"2026-10-30T16:55:09Z","timestamp":1793379309933,"version":"4.5.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","funder":[{"name":"Realtek Semiconductor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcsi.2021.3057580","type":"journal-article","created":{"date-parts":[[2021,2,15]],"date-time":"2021-02-15T21:44:08Z","timestamp":1613425448000},"page":"1381-1387","source":"Crossref","is-referenced-by-count":102,"title":["Jitter-Power Trade-Offs in PLLs"],"prefix":"10.1109","volume":"68","author":[{"given":"Behzad","family":"Razavi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537438"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2271531"},{"key":"ref30","year":"2019","journal-title":"Ultra Low Phase Noise Oven-Controlled Crystal Oscillator OX-305 at 100 MHz"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039832"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180391"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"ref13","first-page":"118","article-title":"A 460 mW 112Gb\/s DSP-based transceiver with 38 dB loss compensation for next-generation data centers in 7 nm FinFET technology","author":"ali","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"120","article-title":"A 10-to-112Gb\/s DSP-DAC-based transmitter with 1.2 $\\text{V}_{ppd}$\n output swing in 7nm FinFET","author":"groen","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","article-title":"A 224 Gb\/s DAC-based PAM-4 transmitter with 8-tap FFE in 10 nm CMOS","author":"kim","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1986.1096616"},{"key":"ref17","author":"razavi","year":"2017","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref18","first-page":"611","article-title":"Low jitter design of a 0.35 $\\mu\\text{m}$\n-CMOS frequency divider operating up to 3 GHz","author":"romano","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref19","first-page":"358","article-title":"A 24-to-72GS\/s 8b time-interleaved SAR ADC with 2.0-3.3 pJ\/conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET","author":"kull","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2743174"},{"key":"ref4","first-page":"274","article-title":"A 12.5 GHz fractional-N type-I sampling PLL achieving 58fs integrated jitter","author":"mercandelli","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936296"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310342"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2920084"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218380"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref1","first-page":"488","article-title":"A 0.65 V 12-to-16 GHz sub-sampling PLL with 56.4 fsrms integrated jitter and ?256.4 dB FoM","author":"zhang","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"58","article-title":"A 3.2 GS\/s 10 ENOB 61 mW ringamp ADC in 16 nm with background monitoring of distortion","author":"hershberg","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662490"},{"key":"ref21","first-page":"60","article-title":"A 7.6 mW 1GS\/s 60 dB SNDR single-channel SAR-assisted pipelined ADC with temperature-compensated dynamic Gm-R-based amplifier","author":"jiang","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.50307"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9371268\/09354431.pdf?arnumber=9354431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T23:05:10Z","timestamp":1628636710000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9354431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":33,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3057580","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}