{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,7]],"date-time":"2026-11-07T10:42:00Z","timestamp":1794048120547,"version":"4.8.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","funder":[{"DOI":"10.13039\/501100002661","name":"Fonds National de la Recherche Scientifique (FNRS), Belgium","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsi.2021.3058510","type":"journal-article","created":{"date-parts":[[2021,2,24]],"date-time":"2021-02-24T20:47:15Z","timestamp":1614199635000},"page":"1931-1944","source":"Crossref","is-referenced-by-count":39,"title":["Impact of Analog Non-Idealities on the Design Space of 6T-SRAM Current-Domain Dot-Product Operators for In-Memory Computing"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3152-1947","authenticated-orcid":false,"given":"Adrian","family":"Kneip","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2678-1613","authenticated-orcid":false,"given":"David","family":"Bol","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4030168"},{"key":"ref32","first-page":"1","article-title":"High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding","author":"weber","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref13","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"32.5.1","article-title":"DNNNeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies","author":"peng","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref15","first-page":"246","article-title":"A 28 nm 64 Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","author":"si","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref17","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342002"},{"key":"ref19","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"ioffe","year":"2015","journal-title":"arXiv 1502 03167"},{"key":"ref28","first-page":"322","article-title":"A 40-to-80 MHz sub-4 $\\mu\\text{W}$\n\/MHz ULV cortex-M0 MCU SoC in 28 nm FDSOI with dual-loop adaptive back-bias generator for 20 $\\mu\\text{s}$\n wake-up from deep fully retentive sleep mode","author":"bol","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"242","article-title":"A 351 TOPS\/W and 372.4 GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.303722"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref29","first-page":"1","article-title":"Comparison of dual-Vt configurations of SRAM cell process-induced Vt","author":"lee","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref5","first-page":"240","article-title":"A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","author":"su","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref2","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-35971-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-2063-6_214"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672046"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2868328"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168592"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002547"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9408528\/09362337.pdf?arnumber=9362337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T02:35:19Z","timestamp":1633487719000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9362337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3058510","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}