{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:25Z","timestamp":1740139525120,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsi.2021.3059347","type":"journal-article","created":{"date-parts":[[2021,2,25]],"date-time":"2021-02-25T20:48:58Z","timestamp":1614286138000},"page":"2003-2016","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Flow for Reducing Dynamic Power and Conditional Performance Improvement"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7052-625X","authenticated-orcid":false,"given":"Moaz","family":"Mostafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6033-733X","authenticated-orcid":false,"given":"M. Watheq","family":"El-Kharashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3829-6284","authenticated-orcid":false,"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8466-1882","authenticated-orcid":false,"given":"Ahmed M.","family":"Zaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2018.8406004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM47961.2019.8985099"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-24737-9"},{"key":"ref13","first-page":"1","article-title":"IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline","year":"2009","journal-title":"IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline 1800-2009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT.2018.8493779"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2015.7334867"},{"year":"2021","key":"ref4"},{"key":"ref3","first-page":"274","article-title":"Power reduction in domino logic using clock gating in 16 nm CMOS technology","author":"singhal","year":"2019","journal-title":"Proc 6th Int Conf Signal Process Integr Netw (SPIN)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971439"},{"year":"2021","key":"ref5"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2015","author":"weste","key":"ref8"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945086"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2963727"},{"journal-title":"Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog","year":"2008","author":"cummings","key":"ref9"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9408528\/09363453.pdf?arnumber=9363453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:25:13Z","timestamp":1643225113000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9363453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3059347","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}