{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:14:08Z","timestamp":1774966448885,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsi.2021.3059484","type":"journal-article","created":{"date-parts":[[2021,3,19]],"date-time":"2021-03-19T20:03:11Z","timestamp":1616184191000},"page":"1881-1891","source":"Crossref","is-referenced-by-count":13,"title":["A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1159-699X","authenticated-orcid":false,"given":"Chao-Chieh","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4902-1358","authenticated-orcid":false,"given":"Min-Shueh","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Chia-Chun","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Chih-Hsien","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Yu-Tso","family":"Lin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6440-2146","authenticated-orcid":false,"given":"Tsung-Hsien","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Tien-Chien","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Hsien-Yuan","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Chung-Ting","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Hung-Yi","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Augusto Ronchini","family":"Ximenes","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215795"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282701"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.731650"},{"key":"ref10","first-page":"381","article-title":"A 25 mA CMOS LDO with-85dB PSRR at 2.5 MHz","author":"guo","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref11","first-page":"370","article-title":"21.6 A 2.4-to-5.3GHz dual-core CMOS VCO with concentric 8-shaped coils","author":"fanori","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859587"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150890"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163981"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref18","first-page":"246","article-title":"A 0.98mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of -246dB for IoT applications in 65nm CMOS","author":"liu","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724666"},{"key":"ref4","first-page":"260","article-title":"A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CMOS","author":"tsai","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871632"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2855972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref5","first-page":"266","article-title":"A 0.009mm² 2.06 mW 32-to-2000MHz 2nd-order ?? analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14 nm FinFET technology","author":"song","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2687901"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2371136"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778031"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418039"},{"key":"ref20","first-page":"240","article-title":"A 0.034 mm², 725fs RMS jitter, 1.8%\/V frequency-pushing, 10.8–19.3GHz transformer-based fractional-N all-digital PLL in 10nm FinFET CMOS","author":"li","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169140"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2989415"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625199"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9408528\/09382013.pdf?arnumber=9382013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:50:45Z","timestamp":1643223045000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9382013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3059484","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}