{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:34:30Z","timestamp":1753601670769,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2017R1E1A1A01076992"],"award-info":[{"award-number":["NRF-2017R1E1A1A01076992"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"MSIT (Ministry of Science and ICT), South Korea, under the ITRC (Information Technology Research Center) support program","doi-asserted-by":"publisher","award":["IITP-2020-0-01847"],"award-info":[{"award-number":["IITP-2020-0-01847"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"IITP","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsi.2021.3059882","type":"journal-article","created":{"date-parts":[[2021,2,25]],"date-time":"2021-02-25T20:48:58Z","timestamp":1614286138000},"page":"2017-2029","source":"Crossref","is-referenced-by-count":6,"title":["Hybrid Convolution Architecture for Energy-Efficient Deep Neural Network Processing"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5175-7981","authenticated-orcid":false,"given":"Suchang","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7456-5002","authenticated-orcid":false,"given":"Jihyuck","family":"Jo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3524-2838","authenticated-orcid":false,"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref11","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref12","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref15","first-page":"246","article-title":"ENVISION: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927142"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001179"},{"key":"ref18","first-page":"80","article-title":"A 1.93 TOPS\/W scalable deep learning\/inference processor with tet-ra-parallel MIMD architecture for big-data applications","author":"park","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"248","article-title":"A 0.62 mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on Haar-like face detector","author":"bong","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840092"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCYB.2015.2411285"},{"key":"ref27","first-page":"189","article-title":"Systolic architecture design","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2014.2339736"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"ref5","first-page":"3104","article-title":"Sequence to sequence learning with neural networks","author":"sutskever","year":"2014","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2016.2528162"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref21","first-page":"192","article-title":"Systolic array processors","author":"kung","year":"1988","journal-title":"VLSI Array Processors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"journal-title":"Calculating Memory System Power for DDR2","year":"2011","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9408528\/09363451.pdf?arnumber=9363451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T13:42:16Z","timestamp":1634650936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9363451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":28,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3059882","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}