{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:34:47Z","timestamp":1782970487197,"version":"3.54.5"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","funder":[{"name":"EPIC project"},{"name":"European Union\u2019s Horizon 2020 Research and Innovation Program","award":["760150"],"award-info":[{"award-number":["760150"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsi.2021.3060880","type":"journal-article","created":{"date-parts":[[2021,3,15]],"date-time":"2021-03-15T20:19:07Z","timestamp":1615839547000},"page":"2224-2233","source":"Crossref","is-referenced-by-count":42,"title":["High-Speed LDPC Decoders Towards 1 Tb\/s"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8067-3285","authenticated-orcid":false,"given":"Meng","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5596-9471","authenticated-orcid":false,"given":"Veerle","family":"Derudder","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaoutar","family":"Bertrand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Claude","family":"Desset","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9264-7850","authenticated-orcid":false,"given":"Andre","family":"Bourdoux","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682481"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MVT.2018.2867640"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362663"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"3430","DOI":"10.1109\/TCSI.2008.924892","article-title":"Algorithms of finding the first two minimum values and their hardware implementation","volume":"55","author":"wey","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312479"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ATC.2015.7388304"},{"key":"ref37","first-page":"464","article-title":"A scalable 1.5-to-6 Gb\/s 6.2-to-38.1 mW LDPC decoder for 60 GHz wireless networks in 28 nm UTBB FDSOI","author":"weiner","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","first-page":"1","article-title":"An energy efficient 18 Gbps LDPC decoding processor for 802.11 ad in 28 nm CMOS","author":"li","year":"2015","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref35","year":"2020","journal-title":"D3 3 Report on Link-Level Simulation Performance Final Results"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043965"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4263"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089551"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937930"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2015.7418406"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2838591"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674497"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2016.7593146"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2766925"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/76.180693"},{"key":"ref18","author":"kaeslin","year":"2015","journal-title":"Top-Down Digital VLSI Design From Architectures to Gate-Level Circuits and FPGAs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2230506"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2884252"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4234.905935"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2612655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref6","first-page":"9.1.1","article-title":"A 16 nm FinFET CMOS technology for mobile SoC and computing applications","author":"wu","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2012.6419075"},{"key":"ref5","year":"2020","journal-title":"International Focus Teams’ Roadmap Reports More Moore"},{"key":"ref8","first-page":"459","article-title":"A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-?m CMOS","author":"darabiha","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/942893"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2006.880240"},{"key":"ref1","year":"2018","journal-title":"D1 2 B5G Wireless Tb\/s FEC KPI Requirements and Technology Gap Analysis"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674490"},{"key":"ref22","year":"0","journal-title":"Release 15 for 5G New Radio"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403032"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2907156"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/26.768759"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2752086"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2018.8625286"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2598440"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.852852"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9408528\/09378807.pdf?arnumber=9378807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:19:50Z","timestamp":1643195990000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9378807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3060880","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}