{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:26:00Z","timestamp":1790443560485,"version":"4.1.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsi.2021.3063183","type":"journal-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T21:19:41Z","timestamp":1615411181000},"page":"2546-2554","source":"Crossref","is-referenced-by-count":11,"title":["Imbalance-Tolerant Bit-Line Sense Amplifier for Dummy-Less Open Bit-Line Scheme in DRAM"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0665-8367","authenticated-orcid":false,"given":"Suk Min","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byungkyu","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref11","first-page":"42","article-title":"A 1.2 V 23nm 6F2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture","author":"lim","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.799868"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825224"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2007.7.2.067"},{"key":"ref15","first-page":"126","article-title":"Latched CMOS DRAM sense amplifier yield analysis and optimization","author":"li","year":"2008","journal-title":"Proc Int Workshop Power Timing Modeling Optim Simularion"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.4368"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283894"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.5931"},{"key":"ref3","first-page":"323","article-title":"Technology for sub-50nm DRAM and NAND flash manufacturing","author":"kim","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"ref7","first-page":"378","article-title":"A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture","author":"yoon","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.568820"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150307"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.991387"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9442414\/09374751.pdf?arnumber=9374751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T00:52:44Z","timestamp":1634172764000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9374751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3063183","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}