{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:21:37Z","timestamp":1777652497796,"version":"3.51.4"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","funder":[{"DOI":"10.13039\/501100001602","name":"a grant from Science Foundation Ireland","doi-asserted-by":"publisher","award":["13\/IA\/1979"],"award-info":[{"award-number":["13\/IA\/1979"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001588","name":"Enterprise Ireland","doi-asserted-by":"publisher","award":["TC-2015-0019"],"award-info":[{"award-number":["TC-2015-0019"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsi.2021.3063206","type":"journal-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T21:19:41Z","timestamp":1615411181000},"page":"2295-2306","source":"Crossref","is-referenced-by-count":28,"title":["Spur Immunity in MASH-Based Fractional-N CP-PLLs With Polynomial Nonlinearities"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2512-550X","authenticated-orcid":false,"given":"Valerio","family":"Mazzaro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3242-1056","authenticated-orcid":false,"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2571598"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993678"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2943936"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref16","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.899385"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/19.963176"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850744"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351539"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829308"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028927"},{"key":"ref29","author":"buck","year":"2021","journal-title":"Phase Noise and Jitter"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2984359"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TCSII.2009.2035258","article-title":"Fractional-N phase-locked-loop-based frequency synthesis: A tutorial","volume":"56","author":"su","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2263504"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.1990.177545"},{"key":"ref20","volume":"724","author":"de muer","year":"2006","journal-title":"CMOS Fractional-N Synthesizers Design for High Spectral Purity and Monolithic Integration"},{"key":"ref22","author":"banerjee","year":"2006","journal-title":"PLL Performance Simulation and Design"},{"key":"ref21","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888780"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0094-3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0041"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2638324"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9442414\/09374752.pdf?arnumber=9374752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T00:52:55Z","timestamp":1634172775000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9374752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3063206","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}