{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:16:33Z","timestamp":1773825393720,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsi.2021.3064419","type":"journal-article","created":{"date-parts":[[2021,3,15]],"date-time":"2021-03-15T20:19:07Z","timestamp":1615839547000},"page":"2494-2507","source":"Crossref","is-referenced-by-count":14,"title":["FPGA-Based Relaxation D\/A Converters With Parasitics-Induced Error Suppression and Digital Self-Calibration"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7193-2639","authenticated-orcid":false,"given":"Roberto","family":"Rubino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2484-1686","authenticated-orcid":false,"given":"Paolo S.","family":"Crovetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9960-4653","authenticated-orcid":false,"given":"Francesco","family":"Musolino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.12050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028748"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962606"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407233"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2005.1453214"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774919"},{"key":"ref16","year":"2011","journal-title":"Integrated DAC for Altera Cyclone-IV Devices"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614231"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2599927"},{"key":"ref19","first-page":"93","article-title":"Implementation of digital sigma-delta modulators for high-resolution audio digital-to-analog converters based on field programmable gate array","volume":"33","author":"kulka","year":"2018","journal-title":"Arch Acoust"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220453"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351106"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3049680"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986949"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2938737"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2442752"},{"key":"ref1","year":"2021","journal-title":"Circuit Realization at Faster Timescales (CRAFT) Project Defense Advanced Research Projects Agency (DARPA)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2402991"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0784"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180696"},{"key":"ref21","first-page":"13","article-title":"Design of relaxation digital-to-analog converters for Internet of Things applications in 40 nm CMOS","author":"rubino","year":"2019","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref24","first-page":"105","article-title":"Two-pole analysis of interconnection trees","author":"kahng","year":"1995","journal-title":"Proc IEEE Multi-Chip Module Conf (MCMC)"},{"key":"ref23","year":"2019","journal-title":"Implementing Fractional PLL Reconfiguration with Altera PLL and Altera PLL Reconfig IP Cores"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9442414\/09378808.pdf?arnumber=9378808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T00:53:30Z","timestamp":1634172810000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9378808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3064419","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}