{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T16:39:07Z","timestamp":1778344747085,"version":"3.51.4"},"reference-count":147,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsi.2021.3065332","type":"journal-article","created":{"date-parts":[[2021,3,23]],"date-time":"2021-03-23T20:23:23Z","timestamp":1616531003000},"page":"2418-2431","source":"Crossref","is-referenced-by-count":86,"title":["Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5598-281X","authenticated-orcid":false,"given":"Morteza","family":"Fayazi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5188-5019","authenticated-orcid":false,"given":"Zachary","family":"Colter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4528-1788","authenticated-orcid":false,"given":"Ehsan","family":"Afshari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4188-4650","authenticated-orcid":false,"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/2.485891"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(99)00032-5"},{"key":"ref33","article-title":"Unsupervised representation learning with deep convolutional generative adversarial networks","author":"radford","year":"2015","journal-title":"arXiv 1511 06434"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.2005.445"},{"key":"ref31","first-page":"3","article-title":"Supervised machine learning a review of classification techniques","volume":"160","author":"kotsiantis","year":"2007","journal-title":"Emerg Artif Intell Appl Comput Eng"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/11\/111407"},{"key":"ref37","first-page":"5","article-title":"Support vector machines for classification and regression","volume":"14","author":"gunn","year":"1998","journal-title":"ISIS Technical Report"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2009.187"},{"key":"ref35","first-page":"163","article-title":"Methods to avoid over-fitting and under-fitting in supervised machine learning (comparative study)","author":"jabbar","year":"2015","journal-title":"Comput Sci Commun Instrum Devices"},{"key":"ref34","volume":"135","author":"sutton","year":"1998","journal-title":"Introduction to Reinforcement Learning"},{"key":"ref28","first-page":"141","article-title":"An open-source framework for autonomous SoC design with analog block generation","author":"ajayi","year":"2020","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref27","first-page":"51","article-title":"Fully autonomous mixed signal soc design & layout generation platform","author":"ajayi","year":"2020","journal-title":"Proc IEEE Hot Chips Poster 32 Symp (HCS)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.11.006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338456"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322468"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317896"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789778"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714798"},{"key":"ref101","first-page":"3126","article-title":"The parallel knowledge gradient method for batch Bayesian optimization","author":"wu","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434896"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-44973-4_7"},{"key":"ref25","article-title":"Fully-autonomous SoC synthesis using customizable cell-based synthesizable analog circuits","author":"dreslinski","year":"2019"},{"key":"ref50","author":"mobiny","year":"2020","journal-title":"Vanilla RNN for Digit Classification"},{"key":"ref51","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434884"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242268"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055148"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169230"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081651"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804109"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/s40747-018-0080-1"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCECS47690.2020.240856"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287657"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.enbuild.2017.11.045"},{"key":"ref4","first-page":"303","article-title":"A 152 $\\mu\\text{W}\\,\\,-99$\n dBm BPSK16-QAM OFDM receiver for LPWAN applications","author":"kosari","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2841927"},{"key":"ref6","volume":"3","author":"li","year":"2007","journal-title":"Statistical Performance Modeling and Optimization"},{"key":"ref5","first-page":"3306","article-title":"Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design","author":"lyu","year":"2018","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714788"},{"key":"ref49","article-title":"Recurrent neural network regularization","author":"zaremba","year":"2014","journal-title":"arXiv 1409 2329"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824874"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"ref45","first-page":"1","article-title":"Adaptive graph convolutional neural networks","volume":"32","author":"li","year":"2018","journal-title":"Proc AAAI Conf Artif Intell"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref47","first-page":"1714","article-title":"Fully automated analog sub-circuit clustering with graph convolutional neural networks","author":"settaluri","year":"2020","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref42","article-title":"Exploring the limits of transfer learning with a unified text-to-text transformer","author":"raffel","year":"2019","journal-title":"arXiv 1910 10683"},{"key":"ref41","article-title":"Neural machine translation by jointly learning to align and translate","author":"bahdanau","year":"2014","journal-title":"arXiv 1409 0473"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/72.554195"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391482"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372621"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062234"},{"key":"ref124","first-page":"3873","article-title":"Parallelizing exploration-exploitation tradeoffs in Gaussian process bandit optimization","volume":"15","author":"desautels","year":"2014","journal-title":"J Mach Learn Res"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2226504"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837500"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630009"},{"key":"ref70","first-page":"353","article-title":"Analog design for reuse—Case study very low-voltage delta sigmamodulator","author":"dessouky","year":"2001","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref76","first-page":"1","article-title":"FMSSQP: An efficient global optimization tool for the robust design of rail-to-rail op-amp","author":"li","year":"2013","journal-title":"Proc IEEE 10th Int Conf ASIC"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061292"},{"key":"ref77","first-page":"1","article-title":"A practical method for auto-design and optimization of DC-DC buck converter","author":"huang","year":"2013","journal-title":"Proc IEEE 10th Int Conf ASIC"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065749"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0084"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164536"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1111\/j.2517-6161.1996.tb02080.x"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330570"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377013"},{"key":"ref132","first-page":"1","article-title":"High-dimensional statistical modeling and analysis of custom integrated circuits","author":"mcconaghy","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310104"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429519"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.2000.10485983"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504329"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593099"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.12"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744832"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464833"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256436"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref64","first-page":"317","article-title":"Design of pipeline analog-to-digital converters via geometric programming","author":"del mar hershenson","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref140","doi-asserted-by":"crossref","first-page":"1024","DOI":"10.7873\/DATE.2015.0025","article-title":"Efficient Bit Error Rate Estimation for High-Speed Link by Bayesian Model Fusion","author":"chenlei fang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851718"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062235"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1002\/cta.525"},{"key":"ref142","first-page":"738","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2199115"},{"key":"ref143","first-page":"1665","article-title":"Bayesian co-training","author":"yu","year":"2008","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref68","first-page":"944","article-title":"Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies","author":"mcconaghy","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Automation Conf"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1214\/009053604000001147"},{"key":"ref2","author":"turner","year":"1987","journal-title":"Biosensors Fundamentals and Applications"},{"key":"ref69","first-page":"885","article-title":"Chameleon art a non-optimization based analog design migration framework","author":"hammouda","year":"2006","journal-title":"Proc 44th ACM\/IEEE Design Automation Conf"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.2307\/2685208"},{"key":"ref1","volume":"2","author":"razavi","year":"2012","journal-title":"RF Microelectronics"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.1.3.190"},{"key":"ref95","first-page":"63","article-title":"Gaussian processes in machine learning","author":"rasmussen","year":"2003","journal-title":"Machine Learning Summer School"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729461"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"ref107","author":"nocedal","year":"2006","journal-title":"Numerical Optimization"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2656843"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778061"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0173"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852037"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306431147"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"ref90","first-page":"1","article-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization","author":"wang","year":"2014","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Automat Conf (DAC)"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106850"},{"key":"ref102","first-page":"3330","article-title":"Parallel predictive entropy search for batch global optimization of expensive objective functions","author":"shah","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.2.1.4"},{"key":"ref98","first-page":"937","article-title":"Bayesian optimization with inequality constraints","author":"gardner","year":"2014","journal-title":"Proc ICML"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1007\/s00158-003-0368-6"},{"key":"ref96","volume":"2","author":"williams","year":"2006","journal-title":"Gaussian Processes for Machine Learning"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1214\/lnms\/1215456182"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/UPCON.2015.7456700"},{"key":"ref11","first-page":"452","article-title":"Gradient-based optimization of custom circuits using a static-timing formulation","author":"conn","year":"1999","journal-title":"Proc Design Automat Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/oso\/9780195099713.001.0001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/756023"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2295423"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.369"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529264"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795293"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770817"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257805"},{"key":"ref18","article-title":"Learning to design circuits","author":"wang","year":"2018","journal-title":"arXiv 1812 02734"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2162067"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624733"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref114","article-title":"L2 regularization for learning kernels","author":"cortes","year":"2012","journal-title":"arXiv 1205 2653"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/514028.514030"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322467"},{"key":"ref80","first-page":"267","article-title":"Technology migration of analogue CMOS circuits using Hooke-Jeeves algorithm and genetic algorithms in multi-core CPU systems","author":"naumowicz","year":"2013","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst (MIXDES'06)"},{"key":"ref115","article-title":"Grid search, random search, genetic algorithm: A big comparison for NAS","author":"liashchynskyi","year":"2019","journal-title":"arXiv 1912 06059"},{"key":"ref120","first-page":"2171","article-title":"Scalable Bayesian optimization using deep neural networks","author":"snoek","year":"2015","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"ref121","first-page":"1","article-title":"Scalable Gaussian process regression using deep neural networks","author":"huang","year":"2015","journal-title":"Proc 24th Int Joint Conf Artif Intell"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342153"},{"key":"ref123","first-page":"648","article-title":"Batch Bayesian optimization via local penalization","author":"gonz\u00e1lez","year":"2016","journal-title":"Proc Artif Intell Statist"},{"key":"ref85","first-page":"1","article-title":"Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model","author":"liu","year":"2011","journal-title":"Proc Design Automat Test Eur"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187207"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2284109"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249422"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9442414\/09383813.pdf?arnumber=9383813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T11:47:22Z","timestamp":1634644042000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9383813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":147,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3065332","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}