{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T13:37:04Z","timestamp":1777297024169,"version":"3.51.4"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsi.2021.3069710","type":"journal-article","created":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T20:07:29Z","timestamp":1617826049000},"page":"2481-2493","source":"Crossref","is-referenced-by-count":7,"title":["Self-Referenced Single-Ended Resistance Monitoring Write Termination Scheme for STT-RAM Write Energy Reduction"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4179-7680","authenticated-orcid":false,"given":"Sara","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6101-5386","authenticated-orcid":false,"given":"Hong Keun","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungkyu","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4270-9918","authenticated-orcid":false,"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"42","article-title":"A $0.13~\\mu\\text{m}$\n 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.3556615"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510653"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-018-32641-6"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236051"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0131-z"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.81"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180877"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901291"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref12","first-page":"1","article-title":"Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM","author":"bishnoi","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449739"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2588585"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.actamat.2012.10.036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref18","first-page":"1","article-title":"45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210226"},{"key":"ref28","first-page":"214","article-title":"13.3 A 7Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309780"},{"key":"ref27","first-page":"132","article-title":"7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write\/read-modify-write scheme","author":"noguchi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894354"},{"key":"ref6","first-page":"258","article-title":"A 64Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2925931"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742850"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609335"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM02"},{"key":"ref22","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.71.024411"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175569"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338407"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409762"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9442414\/09397875.pdf?arnumber=9397875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T11:47:30Z","timestamp":1634644050000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9397875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":38,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3069710","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}