{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:30:24Z","timestamp":1784997024982,"version":"3.55.0"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Science Foundation (NSF)\/Semiconductor Research Corporation (SRC) E2CDA Program and ASCENT, one of the SRC\/DARPA JUMP Centers","doi-asserted-by":"publisher","award":["NSF-CCF-1903951"],"award-info":[{"award-number":["NSF-CCF-1903951"]}],"id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tcsi.2021.3072200","type":"journal-article","created":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T20:22:11Z","timestamp":1618604531000},"page":"2753-2765","source":"Crossref","is-referenced-by-count":129,"title":["RRAM for Compute-in-Memory: From Inference to Training"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9669-7310","authenticated-orcid":false,"given":"Wonbo","family":"Shim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6148-7711","authenticated-orcid":false,"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8239-0492","authenticated-orcid":false,"given":"Yandong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510690"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref33","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref32","article-title":"Impact of multilevel retention characteristics on RRAM based DNN inference engine","author":"shim","year":"2021","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2985013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/abb842"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref35","first-page":"32.5.1","article-title":"DNNNeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies","author":"peng","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3053199"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2979606"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614664"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2943047"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015940"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2375200"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref26","first-page":"2.6.1","article-title":"Integrated HfO2-RRAM to achieve highly reliable, greener, faster, cost-effective, and scaled devices","author":"ho","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800876"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933148"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116215"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824304"},{"key":"ref58","article-title":"Training and inference with integers in deep neural networks","author":"wu","year":"2018","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000218"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510648"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref52","first-page":"25.6.1","article-title":"Neuromorphic speech systems using advanced ReRAM-based synapse","author":"park","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref10","first-page":"212","article-title":"13.2 A 3.6 Mb 10.1 Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5V with sensing time of 5ns at 0.7V","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref40","first-page":"478","article-title":"An N40 256K$\\times44$\n embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref15","first-page":"500","article-title":"33.2 A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref17","first-page":"494","article-title":"A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref19","first-page":"244","article-title":"15.4 A 22 nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"xue","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"242","article-title":"A 351TOPS\/W and 372.4 GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1557\/mrc.2020.71"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2942978"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727298"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"},{"key":"ref42","first-page":"30.4.1","article-title":"Benchmarking monolithic 3D integration for compute-in-memory accelerators: Overcoming ADC bottlenecks and maintaining scalability to 7 nm or beyond","author":"peng","year":"2020","journal-title":"IEDM Tech Dig"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3042411"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00231"},{"key":"ref43","first-page":"29.6.1","article-title":"Record-high 121\/$62~\\mu\\text{A}\/\\mu\\text{m}$\n on-currents 3D stacked epi-like Si FETs with and without metal back gate","author":"yang","year":"2013","journal-title":"IEDM Tech Dig"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/9447012\/9406197-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9447012\/09406197.pdf?arnumber=9406197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:57:33Z","timestamp":1649188653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9406197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":61,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3072200","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}