{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T10:03:40Z","timestamp":1785060220965,"version":"3.55.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["13\/IA\/1979"],"award-info":[{"award-number":["13\/IA\/1979"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001588","name":"Enterprise Ireland","doi-asserted-by":"publisher","award":["TC-2015-0019"],"award-info":[{"award-number":["TC-2015-0019"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tcsi.2021.3072344","type":"journal-article","created":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T20:22:11Z","timestamp":1618604531000},"page":"2775-2786","source":"Crossref","is-referenced-by-count":46,"title":["A Comprehensive Phase Noise Analysis of Bang-Bang Digital PLLs"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2243-5588","authenticated-orcid":false,"given":"Luca","family":"Avallone","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0847-9207","authenticated-orcid":false,"given":"Mario","family":"Mercandelli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2301-5702","authenticated-orcid":false,"given":"Alessio","family":"Santiccioli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3242-1056","authenticated-orcid":false,"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0895-1700","authenticated-orcid":false,"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7084-0721","authenticated-orcid":false,"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/JSSC.2016.2519391","article-title":"A bang bang phase-locked loop using automatic loop gain control and loop latency reduction techniques","volume":"51","author":"kuan","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","author":"mitra","year":"2001","journal-title":"Digital Signal Processing A Computer-Based Approach"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918027"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.11969"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.924371"},{"key":"ref5","first-page":"268","article-title":"A 66fs$\\rm_{rms}$\n jitter 12.8-to-15.2 GHz fractional-N bang-bang PLL with digital frequency-error recovery for fast locking","author":"santiccioli","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819070"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9447012\/09406179.pdf?arnumber=9406179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:04:00Z","timestamp":1635282240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9406179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":17,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3072344","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}