{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T10:19:09Z","timestamp":1769163549063,"version":"3.49.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","funder":[{"DOI":"10.13039\/501100005230","name":"Natural Science Foundation of Chongqing, China","doi-asserted-by":"publisher","award":["cstc2019jcyj-zdxmX0014"],"award-info":[{"award-number":["cstc2019jcyj-zdxmX0014"]}],"id":[{"id":"10.13039\/501100005230","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Foundation of Chongqing Science and Technology Bureau","award":["cstc2018jszx-cyztzxX0049"],"award-info":[{"award-number":["cstc2018jszx-cyztzxX0049"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tcsi.2021.3072772","type":"journal-article","created":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:08:45Z","timestamp":1619208525000},"page":"2925-2935","source":"Crossref","is-referenced-by-count":15,"title":["A Low-Area and Low-Power Comma Detection and Word Alignment Circuits for JESD204B\/C Controller"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5422-653X","authenticated-orcid":false,"given":"Peng","family":"Yin","sequence":"first","affiliation":[]},{"given":"Zhou","family":"Shu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3443-4013","authenticated-orcid":false,"given":"Yingjun","family":"Xia","sequence":"additional","affiliation":[]},{"given":"Tianmei","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Xiao","family":"Guan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0029-6417","authenticated-orcid":false,"given":"Xiaoqin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Umar","family":"Mohammad","sequence":"additional","affiliation":[]},{"given":"Jiandong","family":"Zang","sequence":"additional","affiliation":[]},{"given":"Dongbing","family":"Fu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9083-3860","authenticated-orcid":false,"given":"Xiaoping","family":"Zeng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2453-4878","authenticated-orcid":false,"given":"Fang","family":"Tang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4984-6093","authenticated-orcid":false,"given":"Amine","family":"Bermak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2012"},{"key":"ref11","year":"2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.735557"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.881206"},{"key":"ref14","first-page":"389","article-title":"A 3.125-Gb\/s CMOS word alignment demultiplexer for serial data communications","author":"zhao","year":"2003","journal-title":"Proc 29th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/wicom.2011.6040215"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2296301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2655569"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICET.2018.8603553"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2019.8787786"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2027236"},{"key":"ref3","year":"2019","journal-title":"JESD204C V4 1 LogiCORE IP Product Guide"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2101083"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2960227"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2991253"},{"key":"ref2","year":"2016","journal-title":"JESD204B IP Core User Guide"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.275.0440"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909354"},{"key":"ref20","first-page":"918","article-title":"Efficient implementation of the data link layer at the receiver of JESD204B","author":"li","year":"2019","journal-title":"Proc Int Conf Intell Comput Automat Syst (ICICAS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2144992"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1980.11697"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2834373"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2395634"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468992"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9447012\/09415162.pdf?arnumber=9415162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:03:35Z","timestamp":1635282215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9415162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3072772","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}