{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:36:07Z","timestamp":1785422167245,"version":"3.56.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Korean Government through MSIT","doi-asserted-by":"publisher","award":["NRF-2019R1F1A1060767"],"award-info":[{"award-number":["NRF-2019R1F1A1060767"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"MSIT under the Information Technology Research Center (ITRC) Support Program Supervised by the IITP","doi-asserted-by":"publisher","award":["IITP-2021-2020-0-01461"],"award-info":[{"award-number":["IITP-2021-2020-0-01461"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tcsi.2021.3073177","type":"journal-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T21:25:54Z","timestamp":1619472354000},"page":"2950-2961","source":"Crossref","is-referenced-by-count":60,"title":["Design and Analysis of Approximate Compressors for Balanced Error Accumulation in MAC Operator"],"prefix":"10.1109","volume":"68","author":[{"given":"Gunho","family":"Park","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2027-8531","authenticated-orcid":false,"given":"Jaeha","family":"Kung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2467-8276","authenticated-orcid":false,"given":"Youngjoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056957"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2975094"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824978"},{"key":"ref32","first-page":"209","article-title":"Flexible low power CNN accelerator for edge computing with weight tuning","author":"wang","year":"2019","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref30","first-page":"130","article-title":"7.1 An 11.5TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8 nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","article-title":"Learning multiple layers of features from tiny images","author":"krizhevsky","year":"2009"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref35","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317793"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2952137"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333366"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926950"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181066"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2006.874409"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3004929"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2007.1032"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.2966376"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317784"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9122004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref7","first-page":"246","article-title":"15.5 A 28 nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","author":"si","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref9","first-page":"1","article-title":"Optimally approximated and unbiased floating-point multiplier with runtime configurability","author":"chen","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref1","first-page":"242","article-title":"14.3 A 28 nm SoC with a 1.2 GHz 568 nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2926275"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315159"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2493547"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2988353"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2746084"},{"key":"ref42","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and < 0.5 MB model size","author":"iandola","year":"2016","journal-title":"arXiv 1602 07360"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715280"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"ref44","year":"2015","journal-title":"Tiny imagenet visual recognition challenge"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2019.152859"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.541"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9447012\/09416147.pdf?arnumber=9416147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:03:31Z","timestamp":1635282211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9416147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":47,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3073177","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}