{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:21Z","timestamp":1775067741072,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2221-E-005-018"],"award-info":[{"award-number":["MOST 108-2221-E-005-018"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tcsi.2021.3085572","type":"journal-article","created":{"date-parts":[[2021,6,14]],"date-time":"2021-06-14T20:05:33Z","timestamp":1623701133000},"page":"3328-3336","source":"Crossref","is-referenced-by-count":20,"title":["Accuracy-Configurable Radix-4 Adder With a Dynamic Output Modification Scheme"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1317-6019","authenticated-orcid":false,"given":"Kun-Lin","family":"Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0314-6625","authenticated-orcid":false,"given":"Yen-Jen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Ho","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Tse","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2019.8790952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050437"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3390\/electronics9030471","article-title":"Design and analysis of an approximate adder with hybrid error reduction","volume":"9","author":"seo","year":"2020","journal-title":"Electronics"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DESEC.2017.8073851"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00085"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/OCEANSE.2017.8084645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2868513"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/b102247"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCC.2019.8843644"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2984526"},{"key":"ref2","first-page":"1331","article-title":"An approximation-based fault detection scheme for image processing applications","author":"biasielli","year":"2020","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2881326"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2970968"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137039"},{"key":"ref21","article-title":"Area and delay efficient GDI based accuracy configurable adder design","volume":"73","author":"sakthivel","year":"2020","journal-title":"Microprocessors Microsyst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref23","year":"2019","journal-title":"HSPICE Circuit simulator"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9481308\/09453644.pdf?arnumber=9453644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T15:44:16Z","timestamp":1643211856000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9453644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":24,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3085572","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}