{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:09:32Z","timestamp":1781885372428,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Science and Technology Development Fund, Macao SAR","award":["0003\/2019\/AFJ"],"award-info":[{"award-number":["0003\/2019\/AFJ"]}]},{"name":"Science and Technology Development Fund, Macao SAR","award":["SKL-AMSV(UM)-2020-2022"],"award-info":[{"award-number":["SKL-AMSV(UM)-2020-2022"]}]},{"DOI":"10.13039\/501100004733","name":"Research Grants of University of Macau","doi-asserted-by":"publisher","award":["MYRG2019-00021-AMSV"],"award-info":[{"award-number":["MYRG2019-00021-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/tcsi.2021.3098826","type":"journal-article","created":{"date-parts":[[2021,7,29]],"date-time":"2021-07-29T20:08:43Z","timestamp":1627589323000},"page":"64-74","source":"Crossref","is-referenced-by-count":15,"title":["A Single-Opamp Third Order CT \u0394\u03a3 Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5198-6146","authenticated-orcid":false,"given":"Kai","family":"Xing","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5804-0230","authenticated-orcid":false,"given":"Wei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"230","article-title":"A 50MHZ-BW continuous-time $\\Delta\\Sigma$\n ADC with dynamic error correction achieving 79.8dB SNDR and 95.2dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268413"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778284"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2852326"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1109\/JSSC.2016.2514442","article-title":"A 69 dB SNDR, 25 MHz BW, 800 MS\/s continuous-time bandpass $\\Delta\\Sigma$\n modulator using a duty-cycle-controlled DAC for low power and reconfigurability","volume":"51","author":"chae","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475160"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364829"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2634700"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221194"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2532345"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2879955"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662371"},{"key":"ref4","first-page":"1","article-title":"A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS\/s CT$\\Delta\\Sigma\\text{M}$\n with time interleaved FIR feedback","author":"jain","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/82.933799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616361"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807410"},{"key":"ref6","first-page":"280","article-title":"A 160MHz-BW 72dB-DR 40 mW continuous-time $\\Delta\\Sigma$\n modulator in 16nm CMOS with analog ISI-reduction technique","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008539"},{"key":"ref29","first-page":"1588","article-title":"A 100-MHz BW 72.6-dB-SNDR CT $\\Delta\\Sigma$\n modulator utilizing preliminary sampling and quantization","volume":"55","author":"wang","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594953"},{"key":"ref7","first-page":"230c","article-title":"A 3.2 mW SAR-assisted CT$\\Delta\\Sigma$\n ADC with 77.5dB SNDR and 40MHz BW in 28nm CMOS","author":"cenci","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2777455"},{"key":"ref9","first-page":"166","article-title":"9.7 background multi-rate LMS calibration circuit for 15MHz-BW 74dB-DR CT 2–2 MASH $\\Delta\\Sigma$\n ADC in 28nm CMOS","author":"fukazawa","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734906"},{"key":"ref22","first-page":"1","article-title":"A 10.4 mW 50MHz-BW 80dB-DR single-opamp third-order CTSDM with SAB-ELD-merged integrator and 3-stage opamp","author":"xing","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387849"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231329"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008491"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587881"},{"key":"ref25","first-page":"405","article-title":"A 12b-ENOB $61~\\mu\\text{W}$\n noise-shaping SAR ADC with a passive integrator","author":"guo","year":"2016","journal-title":"Proc ESSCIRC Conf 42nd Eur Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9684154\/09501162.pdf?arnumber=9501162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,11]],"date-time":"2022-04-11T20:30:19Z","timestamp":1649709019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9501162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3098826","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}