{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T00:09:08Z","timestamp":1775779748456,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Croatian-Swiss Research Program by the Swiss National Science Foundation through the Heterogeneous Computing Systems with Customized Accelerators","award":["180625"],"award-info":[{"award-number":["180625"]}]},{"name":"European Unions Horizon 2020 Research and Innovation Program through the Project MNEMOSENE","award":["780215"],"award-info":[{"award-number":["780215"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcsi.2021.3100266","type":"journal-article","created":{"date-parts":[[2021,8,3]],"date-time":"2021-08-03T20:09:21Z","timestamp":1628021361000},"page":"4116-4128","source":"Crossref","is-referenced-by-count":27,"title":["A 5 <i>\u03bc<\/i>W Standard Cell Memory-Based Configurable Hyperdimensional Computing Accelerator for Always-on Smart Sensing"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8395-7585","authenticated-orcid":false,"given":"Manuel","family":"Eggimann","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3141-4970","authenticated-orcid":false,"given":"Abbas","family":"Rahimi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2890498"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293913"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3314326"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838428"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870560"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00510-8"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.28"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2935464"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2992662"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2020.2988388"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934624"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738683"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196096"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780116"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref16","first-page":"145","article-title":"A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2019","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406560"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662540"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2828505"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/BHI.2018.8333421"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1031495.1031518"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-52289-0_21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2894465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCOINS.2014.6868349"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/stc.48"},{"key":"ref8","first-page":"1","article-title":"SamurAI: A 1.7 MOPS-36GOPS adaptive versatile IoT node with 15,$000\\times$\npeak-to-idle power reduction, 207 ns wake-up time and 1.3 TOPS\/W ML efficiency","author":"miro-panades","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.3007690"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2019.2962526"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2899334"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1016\/j.engappai.2015.03.013","article-title":"Linear feature selection and classification using PNN and SFAM neural networks for a nearly online diagnosis of bearing naturally progressing degradations","volume":"42","author":"ali","year":"2015","journal-title":"Eng Appl Artif Intell"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2968800"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.jsv.2005.03.007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2954479"},{"key":"ref21","first-page":"230","article-title":"14.1 A 510nW 0.41 V low-memory low-computation keyword-spotting chip using serial FFT-based MFCC and binarized depthwise separable convolutional neural network in 28 nm CMOS","author":"shan","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750762"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2871163"},{"key":"ref41","first-page":"282","article-title":"A reconfigurable 65 nm SRAM achieving voltage scalability from 0.25&#x2013;1.2 V and performance scalability from 20 kHz&#x2013;200 MHz","author":"sinangil","year":"2008","journal-title":"Proc 34th Eur Solid-State Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1177\/0954405415601640"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351613"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537931"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705051"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9551015\/09505257.pdf?arnumber=9505257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,28]],"date-time":"2022-02-28T21:43:34Z","timestamp":1646084614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9505257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":46,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3100266","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}