{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:49Z","timestamp":1740139489665,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcsi.2021.3103860","type":"journal-article","created":{"date-parts":[[2021,8,17]],"date-time":"2021-08-17T20:48:43Z","timestamp":1629233323000},"page":"4299-4309","source":"Crossref","is-referenced-by-count":2,"title":["PROTON: Post-Synthesis Ferroelectric Thickness Optimization for NCFET Circuits"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Salamin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8110-7122","authenticated-orcid":false,"given":"Georgios","family":"Zervakis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3356-8917","authenticated-orcid":false,"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Pulpino","year":"2020","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176440"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347353"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012644"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2968050"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2932268"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131606"},{"key":"ref14","first-page":"15.1.1","article-title":"14nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990672"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268395"},{"journal-title":"Fundamentals of Electric Circuits","year":"2017","author":"alexander","key":"ref17"},{"journal-title":"Modern Semiconductor Devices for Integrated Circuits","year":"2010","author":"hu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2899890"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2916494"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10853-019-03439-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.ssc.2017.07.020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875661"},{"journal-title":"Synopsys","year":"2019","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2852679"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317880"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3013567"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3065454"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614432"},{"journal-title":"BSIM-CMG Model","year":"2021","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2794499"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614436"},{"key":"ref26","first-page":"41","article-title":"Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X $\\text{I}_{ON}$\n using compact modeling approach","author":"pahwa","year":"2016","journal-title":"Proc Euro Solid-State Device Res Conf (ESSDERC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.40.5576"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9551015\/09515163.pdf?arnumber=9515163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,28]],"date-time":"2022-02-28T21:43:27Z","timestamp":1646084607000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9515163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3103860","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}