{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:26:29Z","timestamp":1782969989257,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61876039"],"award-info":[{"award-number":["61876039"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62004045"],"award-info":[{"award-number":["62004045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62076066"],"award-info":[{"award-number":["62076066"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Municipal Science and Technology Major Project","award":["2021SHZDZX0103"],"award-info":[{"award-number":["2021SHZDZX0103"]}]},{"DOI":"10.13039\/501100018631","name":"Shanghai Platform for Neuromorphic and AI Chip","doi-asserted-by":"publisher","award":["17DZ2260900"],"award-info":[{"award-number":["17DZ2260900"]}],"id":[{"id":"10.13039\/501100018631","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tcsi.2021.3108762","type":"journal-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T04:39:48Z","timestamp":1633408788000},"page":"4672-4685","source":"Crossref","is-referenced-by-count":22,"title":["IECA: An In-Execution Configuration CNN Accelerator With 30.55 GOPS\/mm\u00b2 Area Efficiency"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2201-0213","authenticated-orcid":false,"given":"Boming","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9155-1451","authenticated-orcid":false,"given":"Yuxiang","family":"Huan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoming","family":"Chu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6192-558X","authenticated-orcid":false,"given":"Jiawei","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lizheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0239","authenticated-orcid":false,"given":"Lirong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8546-1329","authenticated-orcid":false,"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2941875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2979965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062989"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012215"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2735490"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref28","first-page":"232","article-title":"14.2 A 65 nm 24.7 ?J\/frame 12.3 mW activation-similarity-aware convolutional neural network video processor using hybrid precision, inter-frame data reuse and mixed-bit-width difference-frame data codec","author":"yuan","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2975764"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897634"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365963"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771621"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3066967"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3064639"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431539"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351301"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IECON43393.2020.9254452"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2993051"},{"key":"ref23","first-page":"134","article-title":"7.1 A 3.4-to-13.3TOPS\/W 3.6TOPS dual-core deep-learning accelerator for versatile AI applications in 7 nm 5G smartphone SoC","author":"lin","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3066400"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9610147\/09557857.pdf?arnumber=9557857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T21:57:01Z","timestamp":1645480621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9557857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3108762","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}