{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T14:25:39Z","timestamp":1780496739368,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tcsi.2021.3109239","type":"journal-article","created":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T20:07:57Z","timestamp":1631131677000},"page":"4660-4671","source":"Crossref","is-referenced-by-count":10,"title":["Multi-Objective Digital Design Optimization via Improved Drive Granularity Standard Cells"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0439-7979","authenticated-orcid":false,"given":"Linan","family":"Cao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3361-5648","authenticated-orcid":false,"given":"Simon J.","family":"Bale","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6196-6832","authenticated-orcid":false,"given":"Martin A.","family":"Trefzer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","first-page":"677","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/b19714"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714849"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2976674"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774804"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994930"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744875"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2016.2516108"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630042"},{"key":"ref4","first-page":"2769","article-title":"Post-layout transistor sizing for power reduction in cell-base design","volume":"84","author":"hashimoto","year":"2001","journal-title":"IEICE Trans Fundamentals Electron Commun Comput Sci"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2016.2611642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2009.5505245"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref5","first-page":"387","article-title":"Optimized power-delay curve generation for standard cell ICs","author":"vujkovic","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934194"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2010.5955034"},{"key":"ref2","article-title":"Standard cell library having cell drive strengths selected according to delay","author":"zhang","year":"2008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378546"},{"key":"ref1","first-page":"589","article-title":"Standard cell libraries with various driving strength cells for 0.13, 0.18 and $0.35~\\mu\\text{m}$\n technologies","author":"hashimoto","year":"2003","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309746"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691156"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2000.916438"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/1995\/26912"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9610147\/09531341.pdf?arnumber=9531341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T21:57:03Z","timestamp":1645480623000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3109239","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}