{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:36Z","timestamp":1781886636983,"version":"3.54.5"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore Government\u2019s Research, Innovation and Enterprise 2020 Plan","award":["A1687b0033"],"award-info":[{"award-number":["A1687b0033"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tcsi.2021.3112979","type":"journal-article","created":{"date-parts":[[2021,9,22]],"date-time":"2021-09-22T20:05:07Z","timestamp":1632341107000},"page":"5081-5094","source":"Crossref","is-referenced-by-count":27,"title":["A 5.28-mm\u00b2 4.5-pJ\/SOP Energy-Efficient Spiking Neural Network Hardware With Reconfigurable High Processing Speed Neuron Core and Congestion-Aware Router"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7434-8582","authenticated-orcid":false,"given":"Junran","family":"Pu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7466-8941","authenticated-orcid":false,"given":"Wang Ling","family":"Goh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vishnu P.","family":"Nambiar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming Ming","family":"Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8320-6818","authenticated-orcid":false,"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2018.157113521"},{"key":"ref30","article-title":"DoReFa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280625"},{"key":"ref35","first-page":"27","article-title":"Real-time scalable cortical computing at 46 Giga-synaptic OPS\/watt with $\\sim 100\\times$\n speedup in time-to-solution and $\\sim 100,000\\times$\n reduction in energy-to-solution","author":"cassidy","year":"2014","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref10","first-page":"145","article-title":"A 0.086-mm2 12.7-pj\/sop 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm cmos","volume":"13","author":"frenkel","year":"2018","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180629"},{"key":"ref14","first-page":"1","article-title":"0.5 V 4.8 pj\/sop 0.93 $\\mu\\text{w}$\n leakage\/core neuromorphic processor with asynchronous reconfigurable LIF neuron","author":"nambiar","year":"2020","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027583"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570548462"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3096883"},{"key":"ref19","first-page":"106","article-title":"A review of clock gating techniques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering"},{"key":"ref28","author":"black","year":"2019","journal-title":"Manhattan Distance in Dictionary of Algorithms and Data Structures"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"ref27","author":"amari","year":"2003","journal-title":"The Handbook of Brain Theory and Neural Networks"},{"key":"ref3","article-title":"Toward exascale computing through neuromorphic approaches","author":"mckenzie","year":"2010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2899356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884901"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICT50816.2021.9358663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2928793"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3045492"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3005725"},{"key":"ref22","author":"lecun","year":"1998","journal-title":"The MNIST Database of Handwritten Digits"},{"key":"ref21","author":"dua","year":"2017","journal-title":"UCI Machine Learning Repository"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702647"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3233\/ICA-2007-14301"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1186\/s13640-015-0059-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/78829"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9629436\/09546038.pdf?arnumber=9546038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T21:35:45Z","timestamp":1646775345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9546038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":36,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3112979","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}