{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:35:39Z","timestamp":1742384139045,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"GenPro Consortium within the framework of the Israel Innovation Authority\u2019s MAGNET Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tcsi.2021.3117490","type":"journal-article","created":{"date-parts":[[2021,10,13]],"date-time":"2021-10-13T03:20:45Z","timestamp":1634095245000},"page":"735-745","source":"Crossref","is-referenced-by-count":6,"title":["Efficient Hint-Based Event (EHE) Issue Scheduling for Hardware Multithreaded RISC-V Pipeline"],"prefix":"10.1109","volume":"69","author":[{"given":"Yossi","family":"Eni","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1385-8394","authenticated-orcid":false,"given":"Shlomo","family":"Greenberg","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4905-2085","authenticated-orcid":false,"given":"Yehuda","family":"Ben-Shimol","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"43","volume-title":"Intel Xeon Phi Coprocessor Architecture","volume":"176","author":"Chrysos","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2854039"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2486384"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012650"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/641865.641867"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.40"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2418591"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3092218"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-03091-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2971531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2031524"},{"volume-title":"Computer Architecture: A Quantitative Approach","year":"2011","author":"Hennessy","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122367"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.1997.628228"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-37277-4_62"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAAS.2016.7492561"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.3"},{"key":"ref20","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","volume-title":"Proc. 22nd Annu. Int. Symp. Comput. Archit.","author":"Tullsen"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.74"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.05.007"},{"article-title":"The rocket chip generator","year":"2016","author":"Asanovic","key":"ref27"},{"article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","year":"2015","author":"Asanovic","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2698019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986099"},{"article-title":"SIMTY: Generalized SIMT execution on RISC-V","year":"2017","author":"Collange","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93082-4_12"},{"article-title":"A multithreading RISC-V implementation for Lagarto architecture","year":"2020","author":"Escobar","key":"ref34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.61"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410802"},{"volume-title":"Simpipe\u2014A Flexible CPU Pipeline Simulator","year":"2021","author":"Eni","key":"ref37"},{"volume-title":"RISC-V GNU Compiler Toolchain","year":"2021","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9694631\/09568719.pdf?arnumber=9568719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:57:39Z","timestamp":1705017459000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3117490","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}