{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:52:18Z","timestamp":1775069538537,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Brazilian governmental agencies Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior (CAPES), Finance code 001 and through PRINT","doi-asserted-by":"publisher","award":["698503P"],"award-info":[{"award-number":["698503P"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tcsi.2021.3121214","type":"journal-article","created":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T19:45:49Z","timestamp":1635191149000},"page":"657-667","source":"Crossref","is-referenced-by-count":21,"title":["Tunable CMOS Pseudo-Resistors for Resistances of Hundreds of G\u03a9"],"prefix":"10.1109","volume":"69","author":[{"given":"Jeffer Mauricio","family":"Rueda-Diaz","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5541-2182","authenticated-orcid":false,"given":"Evandro","family":"Bolzan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9625-5881","authenticated-orcid":false,"given":"Thiago Daros","family":"Fernandes","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5733-9468","authenticated-orcid":false,"given":"Marcio Cherem","family":"Schneider","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1097\/00004691-200604000-00014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527372"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2178731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19970908"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2018.8399960"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.08.001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2973639"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803840"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2908338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.309905"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082538"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118348"},{"key":"ref16","article-title":"Design methodology of a modular CMOS ultra-low power self-biased current source","author":"Hurtado","year":"2017"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.842059"},{"key":"ref18","first-page":"9","article-title":"Technology-independent biasing technique for CMOS analog micropower implementation of neural networks","volume-title":"Proc. 4th IEEE Int. Workshop Cellular Neural Netw. Appl.","author":"Heim"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.720397"},{"key":"ref20","volume-title":"Operation Modeling MOS Transistor","author":"Tsividis","year":"1999"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814415"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2754644"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2603533"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811979"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2174492"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9694631\/09585307.pdf?arnumber=9585307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:33:52Z","timestamp":1705016032000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9585307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3121214","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}