{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:45:53Z","timestamp":1773193553130,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080590"],"award-info":[{"award-number":["10080590"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020088","name":"Korea Semiconductor Research Consortium Support Program for the Development of the Future Semiconductor Device","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018058","name":"SK Hynix","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018058","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcsi.2021.3133945","type":"journal-article","created":{"date-parts":[[2021,12,21]],"date-time":"2021-12-21T20:54:55Z","timestamp":1640120095000},"page":"1583-1594","source":"Crossref","is-referenced-by-count":6,"title":["A Sneak Current Compensation Scheme With Offset Cancellation Sensing Circuit for ReRAM-Based Cross-Point Memory Array"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8991-0080","authenticated-orcid":false,"given":"Tae-Hyun","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungkyu","family":"Song","sequence":"additional","affiliation":[{"name":"Memory Division, Samsung Electronics, Suwon, Gyeonggi-do, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3228-3725","authenticated-orcid":false,"given":"In-Jun","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058150"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2910846"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2851141"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2620475"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.3544205"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2476296"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/48\/485201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2868460"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573503"},{"key":"ref14","first-page":"24","article-title":"Cross-point phase change memory with 4F2 cell size driven by low-contact-resistivity poly-Si diode","volume-title":"Proc. Symp. VLSI Technol.","author":"Sasago"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2339296"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1039\/C7NR02215H"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2864180"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2285583"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2310200"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351735"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894405"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2426717"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998189"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2757493"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150272"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2778246"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269425"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539176"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457426"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487706"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1062-z"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327337"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2188989"},{"key":"ref36","first-page":"657","article-title":"A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 $\\mu$m2\/SRAM cell","volume-title":"IEDM Tech. Dig.","author":"Bai"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2008.4546971"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2427931"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452352"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2268543"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9745276\/09658124.pdf?arnumber=9658124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T00:05:06Z","timestamp":1704845106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9658124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2021.3133945","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}