{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:47Z","timestamp":1740139487517,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61871429"],"award-info":[{"award-number":["61871429"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004731","name":"Natural Science Foundation of Zhejiang Province","doi-asserted-by":"publisher","award":["LY18F010012"],"award-info":[{"award-number":["LY18F010012"]}],"id":[{"id":"10.13039\/501100004731","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fundamental Research Funds for the Provincial Universities of Zhejiang","award":["GK219909299001-413"],"award-info":[{"award-number":["GK219909299001-413"]}]},{"name":"UC Santa Cruz Faculty Research Award"},{"name":"Forrest Research Foundation under the Forrest Research Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tcsi.2022.3141087","type":"journal-article","created":{"date-parts":[[2022,1,19]],"date-time":"2022-01-19T20:30:58Z","timestamp":1642624258000},"page":"3501-3511","source":"Crossref","is-referenced-by-count":8,"title":["FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0865-7827","authenticated-orcid":false,"given":"Xiao-Yuan","family":"Wang","sequence":"first","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}]},{"given":"Zhi-Ru","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}]},{"given":"Peng-Fei","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0687-4038","authenticated-orcid":false,"given":"Herbert Ho-Ching","family":"Iu","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia"}]},{"given":"Sung-Mo","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5832-4054","authenticated-orcid":false,"given":"Jason K.","family":"Eshraghian","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2938094"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3001247"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2926811"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2861463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127420502223"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2902475"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3126555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2020.3036081"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771550"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/smll.202003964"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2023.3308088"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.12.008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0733-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202070050"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2829918"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964710"},{"volume-title":"Multi-rate and multi-level gigabit interface converter","year":"2007","author":"Weber","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211696"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350989"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1117\/1.NPh.6.3.035010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-818791-3.00012-7"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.expneurol.2020.113480"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.5145201"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9382(01)00054-3"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2552\/aadd55"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/7\/1\/016004"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.00A475"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2020.2966293"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.cell.2016.01.046"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1002\/sdtp.14576"},{"key":"ref39","first-page":"1","article-title":"The generalized metastable switch memristor model","volume-title":"Proc. 15th Int. Workshop Cellular Nanosc. Netw. Appl.","author":"Molter"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776540"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777932"},{"key":"ref42","first-page":"2","article-title":"22 nm STT-MRAM for reflow and automotive uses with high yield, reliability, and magnetic immunity and with performance and shielding options","volume-title":"IEDM Tech. Dig.","author":"Gallagher","year":"2019"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.apmt.2020.100848"},{"volume-title":"CMOS: Circuit Design, Layout, and Simulation","year":"2019","author":"Baker","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"key":"ref47","first-page":"212","article-title":"13.2 A 3.6 Mb 10.1 Mb\/mm\u00b2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5 ns at 0.7 V","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Jain"},{"key":"ref48","first-page":"6","article-title":"A 40 nm low-power logic compatible phase change memory technology","volume-title":"IEDM Tech. Dig.","author":"Wu","year":"2018"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2009.2019114"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JQE.2019.2900540"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9865857\/09686058.pdf?arnumber=9686058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:44:55Z","timestamp":1705185895000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9686058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":50,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3141087","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}