{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:47:23Z","timestamp":1772120843242,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcsi.2022.3143876","type":"journal-article","created":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T23:13:40Z","timestamp":1643411620000},"page":"1943-1951","source":"Crossref","is-referenced-by-count":11,"title":["A 32Gb\/s Time-Based PAM-4 Transceiver for High-Speed DRAM Interfaces With In-Situ Channel Loss and Bit-Error-Rate Monitors"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4211-1564","authenticated-orcid":false,"given":"Po-Wei","family":"Chiu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4194-1347","authenticated-orcid":false,"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910617"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910619"},{"key":"ref3","first-page":"400","article-title":"A time-based receiver with 2-tap DFE for a 12 Gb\/s\/pin single-ended transceiver of mobile DRAM interface in 0.8 V 65 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yi"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774276"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579267"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902575"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063055"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref12","first-page":"184","article-title":"A 38 mW 40 Gb\/s 4-lane tri-band PAM-4 \/ 16-QAM transceiver in 28 nm CMOS for high-speed memory interface","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Cho"},{"key":"ref13","first-page":"382","article-title":"A 3-bit\/2UI 27 Gb\/s PAM-3 single-ended transceiver using one-tap DFE for next-generation memory interface","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Park"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref15","first-page":"110","article-title":"6.1 A 56 Gb\/s PAM-4\/NRZ transceiver in 40 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Peng"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2831226"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881278"},{"key":"ref18","first-page":"336","article-title":"A 32 Gb\/s digital-intensive single-ended PAM-4 transceiver for high-speed memory interfaces featuring a 2-tap time-based decision feedback equalizer and an in-situ channel-loss monitor","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chiu"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638432"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.658625"},{"key":"ref21","volume-title":"Communication Integrated Circuits","author":"Lee"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9763566\/09696202.pdf?arnumber=9696202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:29:05Z","timestamp":1705184945000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9696202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":21,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3143876","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}