{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T16:08:03Z","timestamp":1776787683239,"version":"3.51.2"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP CBRIC Task 2777.004"],"award-info":[{"award-number":["JUMP CBRIC Task 2777.004"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP CBRIC Task 2777.005"],"award-info":[{"award-number":["JUMP CBRIC Task 2777.005"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP CBRIC Task 2777.006"],"award-info":[{"award-number":["JUMP CBRIC Task 2777.006"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcsi.2022.3145687","type":"journal-article","created":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:38:45Z","timestamp":1643747925000},"page":"1952-1961","source":"Crossref","is-referenced-by-count":14,"title":["BitS-Net: Bit-Sparse Deep Neural Network for Energy-Efficient RRAM-Based Compute-In-Memory"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8849-7784","authenticated-orcid":false,"given":"Foroozan","family":"Karimzadeh","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7373-7028","authenticated-orcid":false,"given":"Jong-Hyeok","family":"Yoon","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0576","authenticated-orcid":false,"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2018.2840738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/7068349"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2910119"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.cmpb.2016.12.004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/rob.21918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037028"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344090"},{"key":"ref10","first-page":"2148","article-title":"Predicting parameters in deep learning","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Denil"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00452"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref15","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICFHR.2014.76"},{"key":"ref17","first-page":"28","article-title":"Cacti 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/103162.103163"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431412"},{"key":"ref20","first-page":"404","article-title":"29.1 A 40 nm 64 Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yoon"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344086"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref24","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Han"},{"key":"ref25","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","author":"Zhou","year":"2017","journal-title":"arXiv:1702.03044"},{"key":"ref26","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016","journal-title":"arXiv:1606.06160"},{"key":"ref27","article-title":"Additive powers-of-two quantization: An efficient non-uniform discretization for neural networks","author":"Li","year":"2019","journal-title":"arXiv:1909.13144"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref34","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref36","first-page":"244","article-title":"15.4 A 22 nm 2 Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref42","article-title":"Estimating or propagating gradients through stochastic neurons for conditional computation","author":"Bengio","year":"2013","journal-title":"arXiv:1308.3432"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2939429"},{"key":"ref44","article-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2009"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9763566\/09699384.pdf?arnumber=9699384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:33:02Z","timestamp":1705534382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9699384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3145687","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}