{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T04:24:06Z","timestamp":1773807846582,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Advantest as a part of the Graduate School Intelligent Methods for Test and Reliability (GS-IMTR), University of Stuttgart"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcsi.2022.3147587","type":"journal-article","created":{"date-parts":[[2022,2,4]],"date-time":"2022-02-04T20:36:03Z","timestamp":1644006963000},"page":"2142-2155","source":"Crossref","is-referenced-by-count":26,"title":["Scalable Machine Learning to Estimate the Impact of Aging on Circuits Under Workload Dependency"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0148-0523","authenticated-orcid":false,"given":"Florian","family":"Klemme","sequence":"first","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), Faculty of Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), Faculty of Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, Stuttgart, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882229"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2267274"},{"key":"ref3","first-page":"247","article-title":"A 45 nm logic technology with high-$\\text{k}^{+}$\n metal gate transistors, strained silicon, 9 cu interconnect layers, 193 nm dry patterning, and 100% pb-free packaging","volume-title":"IEDM Tech. Dig.","author":"Mistry"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"ref6","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Log. Synth. (IWLS)","author":"Amar\u00fa"},{"key":"ref7","volume-title":"Siliconsmart User Guide","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531971"},{"key":"ref9","volume-title":"What is Smartscaling?","year":"2021"},{"key":"ref10","volume-title":"Hspice User Guide","year":"2020"},{"issue":"10","key":"ref11","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"Pedregosa","year":"2011","journal-title":"J. Mach. Learn. Res."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017467"},{"key":"ref13","volume-title":"Primetime User Guide","year":"2020"},{"key":"ref14","volume-title":"Regression Tests","year":"2020"},{"key":"ref15","volume-title":"BSIM-CMG 110","author":"Venugopalan","year":"2016"},{"key":"ref16","first-page":"3","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu\\text{m}^{2}$\n SRAM cell size","volume-title":"IEDM Tech. Dig.","author":"Natarajan"},{"key":"ref17","volume-title":"Silvaco and SI2 Release Unique, Free 15 nm Open-Source Digital Cell Library","year":"2019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3069664"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.153.3731.34"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9763566\/09704874.pdf?arnumber=9704874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:45:32Z","timestamp":1705535132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9704874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":19,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3147587","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}