{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T17:21:46Z","timestamp":1769016106634,"version":"3.49.0"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcsi.2022.3153288","type":"journal-article","created":{"date-parts":[[2022,3,4]],"date-time":"2022-03-04T20:22:17Z","timestamp":1646425337000},"page":"2477-2489","source":"Crossref","is-referenced-by-count":37,"title":["ShortcutFusion: From Tensorflow to FPGA-Based Accelerator With a Reuse-Aware Memory Allocation for Shortcut Data"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3448-0618","authenticated-orcid":false,"given":"Duy Thanh","family":"Nguyen","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"given":"Hyeonseung","family":"Je","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2130-4364","authenticated-orcid":false,"given":"Tuan Nghia","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center, Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"given":"Soojung","family":"Ryu","sequence":"additional","affiliation":[{"name":"SK Telecom, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3080-3010","authenticated-orcid":false,"given":"Kyujoong","family":"Lee","sequence":"additional","affiliation":[{"name":"School of AI Convergence, Sungshin Women’s University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6811-9647","authenticated-orcid":false,"given":"Hyuk-Jae","family":"Lee","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center, Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","article-title":"EfficientNet: Rethinking model scaling for convolutional neural networks","author":"Tan","year":"2019","journal-title":"arXiv:1905.11946"},{"key":"ref2","article-title":"EfficientDet: Scalable and efficient object detection","author":"Tan","year":"2019","journal-title":"arXiv:1911.09070"},{"key":"ref3","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017","journal-title":"arXiv:1704.04861"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00745"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00030"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00050"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342033"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865896"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2930607"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293915"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"},{"key":"ref20","article-title":"YOLO9000: Better, faster, stronger","author":"Redmon","year":"2016","journal-title":"arXiv:1612.08242"},{"key":"ref21","article-title":"YOLOv3: An incremental improvement","author":"Redmon","year":"2018","journal-title":"arXiv:1804.02767"},{"key":"ref22","article-title":"Deep residual learning for image recognition","author":"He","year":"2015","journal-title":"arXiv:1512.03385"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref24","volume-title":"DarkNet: An Open Source Neural Networks in C","author":"Redmon","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref26","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016","journal-title":"arXiv:1606.06160"},{"key":"ref27","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref29","article-title":"TensorFlow: Large-scale machine learning on heterogeneous distributed systems","author":"Abadi","year":"2016"},{"key":"ref30","article-title":"PyTorch: An imperative style, high-performance deep learning library","author":"Paszke","year":"2019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref32","volume-title":"Deep Learning with INT8 Optimization on Xilinx Devices","year":"2017"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00064"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.106"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00913"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.324"},{"key":"ref37","article-title":"Learning both weights and connections for efficient neural networks","author":"Han","year":"2015","journal-title":"arXiv:1506.02626"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00063"},{"key":"ref39","volume-title":"TensorRT","year":"2019"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"ref41","volume-title":"EfficientNet-EdgeTPU: Creating Accelerator-Optimized Neural Networks With AutoML","author":"Gupta","year":"2019"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref43","first-page":"578","article-title":"TVM: An automated end-to-end optimizing compiler for deep learning","volume-title":"Proc. USENIX Symp. Oper. Syst. Design Implement. (OSDI)","author":"Chen"},{"key":"ref44","volume-title":"Xilinx DNN Processor: An Inference Engine, Network Compiler and Runtime for Xilinx FPGAs","year":"2018"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00077"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2930577"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489312"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3066967"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3078541"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58574-7_27"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW50498.2020.00356"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9782465\/09729106.pdf?arnumber=9729106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:21:24Z","timestamp":1705533684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9729106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":61,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3153288","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}