{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T15:57:43Z","timestamp":1782575863628,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Collaborative Research Center SFB 876 \u201cProviding information by resource-constrained analysis\u201d","award":["124020371"],"award-info":[{"award-number":["124020371"]}]},{"name":"German Competence Center for Machine Learning Rhine Ruhr"},{"name":"German Federal Ministry for Education and Research"},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft (DFG) Project OneMemory","doi-asserted-by":"publisher","award":["405422836"],"award-info":[{"award-number":["405422836"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DFG Project ACCROSS","award":["428566201"],"award-info":[{"award-number":["428566201"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tcsi.2022.3156165","type":"journal-article","created":{"date-parts":[[2022,3,10]],"date-time":"2022-03-10T20:25:39Z","timestamp":1646943939000},"page":"2516-2528","source":"Crossref","is-referenced-by-count":13,"title":["Reliable Binarized Neural Networks on Unreliable Beyond Von-Neumann Architecture"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4134-952X","authenticated-orcid":false,"given":"Mikail","family":"Yayla","sequence":"first","affiliation":[{"name":"Design Automation for Embedded Systems Group, TU Dortmund University, Dortmund, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2780-3618","authenticated-orcid":false,"given":"Sebastian","family":"Buschjager","sequence":"additional","affiliation":[{"name":"Artificial Intelligence Group, TU Dortmund University, Dortmund, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1153-5986","authenticated-orcid":false,"given":"Katharina","family":"Morik","sequence":"additional","affiliation":[{"name":"Artificial Intelligence Group, TU Dortmund University, Dortmund, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8114-9760","authenticated-orcid":false,"given":"Jian-Jia","family":"Chen","sequence":"additional","affiliation":[{"name":"Design Automation for Embedded Systems Group, TU Dortmund University, Dortmund, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Chair for Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"4107","article-title":"Binarized neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Hubara"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108150"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371940"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201901244"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10050623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2018.8436901"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3104736"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1520-6432(200005)83:5<50::AID-ECJB6>3.0.CO;2-X"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.02.068"},{"key":"ref16","volume-title":"Digital Integrated Circuits: A Design Perspective","volume":"7","author":"Rabaey","year":"2003"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990672"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129226"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441038"},{"key":"ref20","first-page":"3","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $\\mu\\text{m}^{2}$\n SRAM cell size","volume-title":"IEDM Tech. Dig.","author":"Natarajan"},{"key":"ref21","article-title":"How does batch normalization help binary training?","author":"Sari","year":"2019","journal-title":"arXiv:1909.09139"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473918"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2921104"},{"key":"ref24","volume-title":"Deep Learning","author":"Goodfellow","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342199"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073854"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2992527"},{"key":"ref28","first-page":"8026","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Paszke"},{"key":"ref29","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771544"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9782465\/09732897.pdf?arnumber=9732897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:04:21Z","timestamp":1705532661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9732897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3156165","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}