{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T11:30:46Z","timestamp":1774611046067,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcsi.2022.3165152","type":"journal-article","created":{"date-parts":[[2022,4,21]],"date-time":"2022-04-21T19:35:37Z","timestamp":1650569737000},"page":"2819-2831","source":"Crossref","is-referenced-by-count":3,"title":["A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0028-7078","authenticated-orcid":false,"given":"Reza","family":"Hashemian","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Symbolic Network Analysis","author":"Lin","year":"1991"},{"key":"ref2","volume-title":"Linear Graphs and Electrical Networks","author":"Seshu","year":"1961"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-1103-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MMICA.1999.833591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(75)90004-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(76)90162-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2174\/97816080509561120101"},{"key":"ref8","volume-title":"Symbolic Analysis of Analog Circuits Containing Voltage Mirrors","author":"Tlelo-Cuautle","year":"2010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-013-9696-y"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487579"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2097696"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.22201\/icat.16656423.2011.9.01.450"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ELEKTRO.2012.6225691"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2016.7791131"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ij-ecs.1977.0032"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:19660359"},{"key":"ref19","first-page":"39","article-title":"Topological analysis of networks containing nullators and norators using residual networks","volume-title":"Proc. 23th Annu. Southwestern IEEE Conf. Exhib.","author":"Parten"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2352"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661000716X"},{"issue":"25","key":"ref22","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1016\/j.ifacol.2016.12.014","article-title":"Models of modern active devices for effective and always cancelation-free symbolic analysis","volume":"49","author":"Lasota","year":"2016","journal-title":"IFAC-PapersOnLine"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2495"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2789"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623841"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172229"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244271"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/cta.582"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9809931\/09761802.pdf?arnumber=9761802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:25:24Z","timestamp":1705958724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9761802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3165152","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}