{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T23:51:00Z","timestamp":1773877860047,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2020M3F3A2A01085756"],"award-info":[{"award-number":["2020M3F3A2A01085756"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014553","name":"Samsung Advanced Institute of Technology, Samsung Electronics Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014553","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcsi.2022.3165352","type":"journal-article","created":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T19:33:51Z","timestamp":1649878431000},"page":"2845-2856","source":"Crossref","is-referenced-by-count":18,"title":["Variation-Tolerant and Low R-Ratio Compute-in-Memory ReRAM Macro With Capacitive Ternary MAC Operation"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2178-177X","authenticated-orcid":false,"given":"Soyoun","family":"Jeong","sequence":"first","affiliation":[{"name":"Department of Semiconductor Display Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4086-5215","authenticated-orcid":false,"given":"Jaerok","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2276-4197","authenticated-orcid":false,"given":"Minhyeok","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9468-1692","authenticated-orcid":false,"given":"Yoonmyung","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8461870"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref9","first-page":"242","article-title":"15.3 A 351 TOPS\/W and 372.4 GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","author":"Dong","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"ref11","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","author":"Chen","year":"2018","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref14","first-page":"244","article-title":"15.4 A 22 nm 2 Mb ReRAM compute-in-memory macro with 121\u201328 TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"Xue","year":"2020","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref15","first-page":"404","article-title":"29.1 A 40 nm 64 Kb 56.67 TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","author":"Yoon","year":"2021","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3042550"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref20","first-page":"388","article-title":"24.1 A 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","author":"Xue","year":"2019","journal-title":"IEEE ISSCC Dig. Tech. Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265062"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265066"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3013336"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2902653"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163035"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246206"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1039\/c8cp03492c"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.4907604"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1515\/psr-2016-0010"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2943047"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9809931\/09756843.pdf?arnumber=9756843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T20:37:44Z","timestamp":1705955864000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9756843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3165352","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}