{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:18:52Z","timestamp":1766067532850,"version":"3.37.3"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171013","62072019","62004011"],"award-info":[{"award-number":["62171013","62072019","62004011"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601303","2021YFB3601304","2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601303","2021YFB3601304","2021YFB3601300"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Computer Architecture","award":["CARCH201917"],"award-info":[{"award-number":["CARCH201917"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tcsi.2022.3168133","type":"journal-article","created":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T19:45:00Z","timestamp":1651088700000},"page":"2694-2706","source":"Crossref","is-referenced-by-count":18,"title":["Reconfigurable and Dynamically Transformable In-Cache-MPUF System With True Randomness Based on the SOT-MRAM"],"prefix":"10.1109","volume":"69","author":[{"given":"Zhengyi","family":"Hou","sequence":"first","affiliation":[{"name":"MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[{"name":"MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-7648","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2655-9833","authenticated-orcid":false,"given":"Min","family":"Wang","sequence":"additional","affiliation":[{"name":"MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6917-2199","authenticated-orcid":false,"given":"You","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Hefei Innovation Research Institute, Beihang University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0080-4730","authenticated-orcid":false,"given":"Xueyan","family":"Wang","sequence":"additional","affiliation":[{"name":"MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"given":"Cenlin","family":"Duan","sequence":"additional","affiliation":[{"name":"MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8424-7040","authenticated-orcid":false,"given":"Jianlei","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China"}]}],"member":"263","reference":[{"journal-title":"NIST SP 800-22 Documentation and Software&#x2014;Random Bit Generation","year":"2014","key":"ref39"},{"key":"ref38","first-page":"373","article-title":"Analysis of secure hash algorithm (SHA) 512 for encryption process on web based application","volume":"7","author":"sumagita","year":"2018","journal-title":"International Journal of Cyber-security and Digital Forensics"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/5.0004089"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/5.0013408"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3067173"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2976623"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020798"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT49897.2020.9278375"},{"key":"ref35","first-page":"73","article-title":"Evaluation of spin-Hall-assisted STT-MRAM for cache replacement","author":"chang","year":"2016","journal-title":"IEEE\/ACM Int Symp on Nanoscale Architectures (NANOARCH)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3050295"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3008407"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2421481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072421"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0372-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791460"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref21","first-page":"1","article-title":"Initial SRAM state as a fingerprint and source of true random numbers for RFID tags","volume":"7","author":"holcomb","year":"2007","journal-title":"Proc Conf RFID Secur"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050630"},{"key":"ref26","first-page":"402","article-title":"25.2 A reconfigurable RRAM physically unclonable function utilizing post-process randomness source with $\\lt 6\\times10^{-6}$\n native bit error rate","author":"pang","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2014.2315743"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-018-29601-5"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-72842-6"},{"key":"ref54","article-title":"Voltage-gate-assisted spin-orbit-torque magnetic random-access memory for high-density and low-power embedded applications","volume":"15","author":"wu","year":"2021","journal-title":"Phys Rev A Gen Phys"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2015.2496548"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1063\/5.0013408"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968113"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2729941"},{"journal-title":"NIST SP800-90B Entropy Sources Used for Random Bit Generation","year":"2018","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980748"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NANA.2018.8648747"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8885006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3014386"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2932022"},{"key":"ref18","first-page":"1","article-title":"14.3 15fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140&#x00D7; inter\/intra PUF Hamming distance separation in 65nm","author":"alvarez","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927758"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CSAC.2002.1176287"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref6","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Autom Conf"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"lim","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1109\/TCAD.2013.2296525","article-title":"Statistical analysis of MUX-based physical unclonable functions","volume":"33","author":"lao","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3032624"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.088302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290845"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3069391"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3085347"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0131-z"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-019-0607-7"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9809931\/09763870.pdf?arnumber=9763870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T19:50:52Z","timestamp":1658778652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9763870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":54,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3168133","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}