{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T19:34:07Z","timestamp":1779910447014,"version":"3.53.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2017YFA0207600"],"award-info":[{"award-number":["2017YFA0207600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61925401"],"award-info":[{"award-number":["61925401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92064004"],"award-info":[{"award-number":["92064004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61927901"],"award-info":[{"award-number":["61927901"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92164302"],"award-info":[{"award-number":["92164302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007937","name":"Peking University (PKU)-Baidu Fund","doi-asserted-by":"publisher","award":["2019BD002"],"award-info":[{"award-number":["2019BD002"]}],"id":[{"id":"10.13039\/501100007937","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007937","name":"Peking University (PKU)-Baidu Fund","doi-asserted-by":"publisher","award":["2020BD010"],"award-info":[{"award-number":["2020BD010"]}],"id":[{"id":"10.13039\/501100007937","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"111 Project","doi-asserted-by":"publisher","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004806","name":"Fok Ying Tong Education Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004806","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015803","name":"Tencent Foundation through the Xplorer Prize","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100015803","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcsi.2022.3186024","type":"journal-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:40:34Z","timestamp":1656531634000},"page":"4028-4041","source":"Crossref","is-referenced-by-count":31,"title":["VSDCA: A Voltage Sensing Differential Column Architecture Based on 1T2R RRAM Array for Computing-in-Memory Accelerators"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8962-2062","authenticated-orcid":false,"given":"Zhaokun","family":"Jing","sequence":"first","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3052-9330","authenticated-orcid":false,"given":"Bonan","family":"Yan","sequence":"additional","affiliation":[{"name":"Institute for Artificial Intelligence and the Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4674-4059","authenticated-orcid":false,"given":"Yuchao","family":"Yang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, and the Center for Brain Inspired Chips, Institute for Artificial Intelligence, Peking University, Beijing, China,"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, and the Center for Brain Inspired Chips, Institute for Artificial Intelligence, Peking University, Beijing, China,"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref2","first-page":"1","article-title":"The gap between processor and memory speeds","volume-title":"Proc. IEEE Int. Conf. Control Autom.","author":"Carvalho"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.5121\/ijcsit.2017.9214"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3004543"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-021-3327-7"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265099"},{"key":"ref13","first-page":"1","article-title":"Multi-pillar SOT-MRAM for accurate analog in-memory DNN inference","volume-title":"Proc. IEEE Symp. VLSI Technol.","author":"Doevenspeck"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371910"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref20","first-page":"82","article-title":"A 5ns fast write multi-level non-volatile 1K bits RRAM memory with advance write scheme","volume-title":"2009 IEEE Symp. VLSI Circuits","author":"Sheu"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776570"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365945"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184545"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405130"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882779"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993641"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265066"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960028"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0115-z"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163035"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776485"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365945"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218735"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"ref46","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"issue":"4","key":"ref48","first-page":"1","article-title":"Learning multiple layers of features from tiny images","volume":"1","author":"Krizhevsky","year":"2009","journal-title":"Handbook Systemic Autoimmune Diseases"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458501"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-018-0001-4"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492479"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567844"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9904939\/09810513.pdf?arnumber=9810513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T04:59:37Z","timestamp":1706763577000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9810513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":54,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3186024","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}