{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:56:09Z","timestamp":1781884569786,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcsi.2022.3199218","type":"journal-article","created":{"date-parts":[[2022,8,26]],"date-time":"2022-08-26T19:39:09Z","timestamp":1661542749000},"page":"4886-4897","source":"Crossref","is-referenced-by-count":51,"title":["High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-4875","authenticated-orcid":false,"given":"Riccardo","family":"Della Sala","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-4410","authenticated-orcid":false,"given":"Davide","family":"Bellizia","sequence":"additional","affiliation":[{"name":"ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3000231"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3158022"},{"key":"ref32","year":"2011","journal-title":"Spartan-6 FPGA Data Sheet DC and Switching Characteristics"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography5030023"},{"key":"ref30","year":"2013","journal-title":"XST User Guide for Virtex-6 Spartan-6 and 7 Series Devices UG687"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12111"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037173"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2977920"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography5030025"},{"key":"ref10","first-page":"1672","article-title":"A novel ultra-compact FPGA-compatible TRNG architecture exploiting latched ring oscillators","volume":"69","author":"della sala","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.426"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252581"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_30"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531639"},{"key":"ref17","first-page":"1752","article-title":"Design of true random number generator based on multi-stage feedback ring oscillator","volume":"69","author":"cui","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946136"},{"key":"ref19","first-page":"1109","article-title":"An analysis of DCM-based true random number generator","volume":"67","author":"fujieda","year":"2019","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref28","first-page":"386","article-title":"Linear cryptanalysis method for des cipher","author":"matsui","year":"1993","journal-title":"Proc Workshop Theory Appl Cryptograph Techn"},{"key":"ref4","author":"b\u00f6hm","year":"2012","journal-title":"Physical Unclonable Functions in Theory and Practice"},{"key":"ref27","first-page":"1","article-title":"A proposal for: Functionality classes for random number generators, version 2.0","author":"killmann","year":"2011","journal-title":"Proc Bundesamt für Sicherheit Informationstechnik (BSI)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2647950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2919914"},{"key":"ref29","year":"2013","journal-title":"XST User Guide for Virtex-6 Spartan-6 and 7 Series Devices UG687"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.75.066701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.267-292"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886350"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250627"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.17"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_11"},{"key":"ref23","first-page":"2972","article-title":"A lightweight FPGA compatible weak-PUF primitive based on XOR gates","volume":"69","author":"sala","year":"2022","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-90B"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-22r1a"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9985434\/09868141.pdf?arnumber=9868141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T21:25:03Z","timestamp":1673299503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9868141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":38,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3199218","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}