{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T20:02:56Z","timestamp":1769284976627,"version":"3.49.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Commission (MSTC) Nova Program","doi-asserted-by":"publisher","award":["Z201100006820042"],"award-info":[{"award-number":["Z201100006820042"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Commission (MSTC) Nova Program","doi-asserted-by":"publisher","award":["Z211100002121014"],"award-info":[{"award-number":["Z211100002121014"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61871008"],"award-info":[{"award-number":["61871008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002358","name":"Outstanding Research Project of Shen Yuan Honors College, Beihang University","doi-asserted-by":"publisher","award":["230121102"],"award-info":[{"award-number":["230121102"]}],"id":[{"id":"10.13039\/501100002358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcsi.2022.3199440","type":"journal-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T19:42:31Z","timestamp":1661283751000},"page":"4465-4474","source":"Crossref","is-referenced-by-count":23,"title":["HD-CIM: Hybrid-Device Computing-In-Memory Structure Based on MRAM and SRAM to Reduce Weight Loading Energy of Neural Networks"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9262-3106","authenticated-orcid":false,"given":"He","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"given":"Junzhan","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"given":"Jinyu","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"given":"Sai","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Shen Yuan Honors College, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5465-3961","authenticated-orcid":false,"given":"Lichuan","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5453-0627","authenticated-orcid":false,"given":"Shaoqian","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"given":"Jianxin","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2015.2491929"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01270-0_39"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682750"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043870"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3074300"},{"issue":"2","key":"ref13","first-page":"73","article-title":"Overview of edge intelligent computing-in-memory chips","volume":"1","author":"Guo","year":"2019","journal-title":"Micro\/Nano Electron. Intell. Manuf."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885574"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072200"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3140769"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058510"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2934831"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref26","first-page":"67","article-title":"Data reuse of artificial intelligence chip","volume-title":"Artificial Intelligence Chip Design","author":"Yin","year":"2020"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3317874","article-title":"On-chip memory technology design space explorations for mobile deep neural network accelerators","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Li"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062955"},{"key":"ref30","first-page":"1","article-title":"3D stacked CIS compatible 40 nm embedded STT-MRAM for buffer memory","volume-title":"Proc. Symp. VLSI Technol.","author":"Oka"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351276"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/cicc48029.2020.9075883"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063072"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414721"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050918"},{"key":"ref40","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. ICLR","author":"Simonyan"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265099"},{"key":"ref44","first-page":"1","article-title":"Multi-pillar SOT-MRAM for accurate analog in-memory DNN inference","volume-title":"Proc. Symp. VLSI Technol.","author":"Doevenspeck"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567807"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9929246\/09865238.pdf?arnumber=9865238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:23:08Z","timestamp":1706790188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9865238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3199440","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}