{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T09:14:25Z","timestamp":1772010865029,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Science and Technology Development Fund, Macau SAR","award":["0026\/2021\/AFJ"],"award-info":[{"award-number":["0026\/2021\/AFJ"]}]},{"name":"Science and Technology Development Fund, Macau SAR","award":["SKL-AMSV(UM)-2020-2022"],"award-info":[{"award-number":["SKL-AMSV(UM)-2020-2022"]}]},{"DOI":"10.13039\/501100004733","name":"University of Macau","doi-asserted-by":"publisher","award":["MYRG2018-00220-AMSV"],"award-info":[{"award-number":["MYRG2018-00220-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcsi.2022.3201939","type":"journal-article","created":{"date-parts":[[2022,8,31]],"date-time":"2022-08-31T19:38:43Z","timestamp":1661974723000},"page":"4774-4786","source":"Crossref","is-referenced-by-count":20,"title":["A 6-to-7.5-GHz 54-fs<sub>rms<\/sub> Jitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction"],"prefix":"10.1109","volume":"69","author":[{"given":"Tailong","family":"Xu","sequence":"first","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1975-211X","authenticated-orcid":false,"given":"Shenke","family":"Zhong","sequence":"additional","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-4551","authenticated-orcid":false,"given":"Jun","family":"Yin","sequence":"additional","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3008298"},{"key":"ref33","first-page":"270","article-title":"16.8 A 25.4-to-29.5 GHz 10.2 mW isolated sub-sampling PLL achieving ?252.9 dB jitter-power FoM and ?63 dBc reference spur","author":"yang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3039549"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218380"},{"key":"ref34","first-page":"1542","article-title":"A sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of ?256 dB","volume":"55","author":"lee","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref28","first-page":"388","article-title":"A 25.8 GHz integer-N PLL with time-amplifying phase-frequency detector achieving 60 fsrms jitter, ?252.8 dB FoMJ, and robust lock acquisition performance","author":"geng","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3089930"},{"key":"ref29","first-page":"280","article-title":"A 170 MHz-lock-in-range and ?253 dB-FoM jitter 12-to-14.5 GHz subsampling PLL with a 150 ?W frequency-disturbance-correcting loop using a low-power unevenly spaced edge generator","author":"lim","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401690"},{"key":"ref22","first-page":"1","article-title":"A 7.9&#x2013;14.3 GHz ?243.3 dB FoMT sub-sampling PLL with transformer-based dual-mode VCO in 40 nm CMOS","author":"wang","year":"2021","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401543"},{"key":"ref24","first-page":"1","article-title":"A 480-multiplication-factor 13.2-to-17.3 GHz sub-sampling PLL achieving 6.6 mW power and ?248.1 dB FoM using a proportionally divided charge pump","author":"zhang","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3096843"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772813"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3105552"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728781"},{"key":"ref52","author":"kundert","year":"2006","journal-title":"Simulating switched capacitor filters with SpectreRF"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2016.7508267"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2858197"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2625462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2779514"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936765"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3063409"},{"key":"ref17","first-page":"390","article-title":"25.6 A 5.25 GHz subsampling PLL with a VCO-phase Noise suppression technique","author":"ting","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365815"},{"key":"ref19","first-page":"873","article-title":"A 2.4&#x2013;3.0 GHz process-tolerant sub-sampling PLL with loop bandwidth calibration","volume":"68","author":"lu","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref3","first-page":"117","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref5","first-page":"378","article-title":"A 7.4-to-14 GHz PLL with 54 fsrms jitter in 16 nm FinFET for integrated RF-data-converter SoCs","author":"turker","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref49","first-page":"144","article-title":"A 2-to-2.48 GHz voltage-interpolator-based fractional-N type-I sampling PLL in 22 nm FinFET assisting fast crystal startup","author":"kundu","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2442998"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3098037"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492381"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref42","first-page":"182c","article-title":"A 164 fsrms 9-to-18 GHz sampling phase detector based PLL with in-band noise suppression and robust frequency acquisition in 16 nm FinFET","author":"raj","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref41","first-page":"174","article-title":"9.6 A 2.7-to-4.3 GHz, 0.16 psrms-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","first-page":"63","article-title":"A 3.3&#x2013;4.5 GHz fractional-N sampling PLL with a merged constant slope DTC and sampling PD in 40 nm CMOS","author":"jin","year":"2021","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2926326"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9985434\/09872149.pdf?arnumber=9872149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T21:24:57Z","timestamp":1673299497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9872149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":53,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3201939","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}