{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:07:19Z","timestamp":1775041639930,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Department of Science and Technology of India","award":["SERB CRG\/2021\/005478"],"award-info":[{"award-number":["SERB CRG\/2021\/005478"]}]},{"name":"Department of Science and Technology of India","award":["DST\/IMP\/2018\/000550"],"award-info":[{"award-number":["DST\/IMP\/2018\/000550"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcsi.2022.3216287","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T01:36:06Z","timestamp":1667525766000},"page":"128-141","source":"Crossref","is-referenced-by-count":15,"title":["Process, Bias, and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2949-1301","authenticated-orcid":false,"given":"Pratik","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4591-7675","authenticated-orcid":false,"given":"Ankita","family":"Nandi","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1688-6286","authenticated-orcid":false,"given":"Shantanu","family":"Chakrabartty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1240-6214","authenticated-orcid":false,"given":"Chetan Singh","family":"Thakur","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Learning on Silicon: Adaptive VLSI Neural Systems","volume":"512","author":"Cauwenberghs","year":"1999"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894803"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034234"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41699-021-00284-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"ref7","article-title":"Analog logic: Continuous-time analog circuits for statistical signal processing","author":"Vigoda","year":"2003"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSS.2017.8073675"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2580-3_2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/9781108125840"},{"key":"ref11","volume-title":"Predictive Technology Models, Arizona State University, Nanoscale Integration and Modeling Group","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.90062"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163968"},{"key":"ref16","volume-title":"The MOS Transistor","author":"Tsividis","year":"2013"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/bf01239381"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405785"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814415"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAP.2010.16"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-016-0482-5"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.21236\/ADA451466"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2004.07.003"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3234570"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966154"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239670"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.293124"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511801389"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3189780"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3233\/ais-160372"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3047331"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2703880"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10025563\/09934009.pdf?arnumber=9934009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:16:07Z","timestamp":1705965367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9934009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3216287","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}