{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T13:37:04Z","timestamp":1777297024125,"version":"3.51.4"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61774078"],"award-info":[{"award-number":["61774078"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcsi.2022.3227582","type":"journal-article","created":{"date-parts":[[2022,12,20]],"date-time":"2022-12-20T18:48:22Z","timestamp":1671562102000},"page":"1147-1160","source":"Crossref","is-referenced-by-count":8,"title":["Double-Ended Superposition Anti-Noise Resistance Monitoring Write Termination Scheme for Reliable Write Operation in STT-MRAM"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1067-5349","authenticated-orcid":false,"given":"An","family":"Yang","sequence":"first","affiliation":[{"name":"Department of Microelectronics, Internet of Things (IoT) Engineering College, Institute of Advanced Technology, Jiangnan University, Wuxi, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6452-1986","authenticated-orcid":false,"given":"Zhilin","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Internet of Things (IoT) Engineering College, Institute of Advanced Technology, Jiangnan University, Wuxi, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Internet of Things (IoT) Engineering College, Institute of Advanced Technology, Jiangnan University, Wuxi, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4802-156X","authenticated-orcid":false,"given":"Zitong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Internet of Things (IoT) Engineering College, Institute of Advanced Technology, Jiangnan University, Wuxi, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5006-5190","authenticated-orcid":false,"given":"Yanfeng","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Internet of Things (IoT) Engineering College, Institute of Advanced Technology, Jiangnan University, Wuxi, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"2.2.1","article-title":"A 20 Mb embedded STT-MRAM array achieving 72% write energy reduction with self-termination write schemes in 16 nm FinFET logic process","author":"Ito","year":"2021","journal-title":"IEDM Tech. Dig."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2918153"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref4","first-page":"C108","article-title":"A 250-MHz 256b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors","volume-title":"Proc. Symp. VLSI Technol.","author":"Noguchi"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2923258"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043069"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2012.2232906"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1636255"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176695"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref18","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","volume-title":"IEDM Tech. Dig.","author":"Lin"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2020.3028045"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2317073"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2358998"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2193589"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2459726"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449739"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2588585"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3069710"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tmag.2021.3136604"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2814019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377751"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/tmag.2021.3138191"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/INTERMAG42984.2021.9579780"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2631544"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2875885"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2010.5433948"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629299"},{"key":"ref38","first-page":"88","article-title":"Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches","volume-title":"Proc. Int. Conf. Comput.-Aided Design (ICCAD)","author":"Bi"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2291222"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2100814"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2003067"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891714"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3059720"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.47.16427"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/101.261888"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3112217"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/15.709426"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915822"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea10030021"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-1.1984.0037"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414721"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2933315"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2794827"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3148123"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2582203"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2749522"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10052778\/09994630.pdf?arnumber=9994630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:37:50Z","timestamp":1706791070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9994630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":61,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3227582","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}