{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:21Z","timestamp":1740139521326,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcsi.2022.3228774","type":"journal-article","created":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T18:51:06Z","timestamp":1672426266000},"page":"1284-1297","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient Fault-Tolerant Protection Method for L0 BTB"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9693-3467","authenticated-orcid":false,"given":"Jiawei","family":"Nian","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi’an, China"}]},{"given":"Zongnan","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi’an, China"}]},{"given":"Hongjin","family":"Liu","sequence":"additional","affiliation":[{"name":"Beijing SunWise Space Technology Ltd., Beijing, China"}]},{"given":"Mengfei","family":"Yang","sequence":"additional","affiliation":[{"name":"China Academy of Space Technology, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781439863961"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5573\/IEIESPC.2015.4.5.366"},{"article-title":"Combining hyperblocks and exit prediction to increase front-end bandwidth and performance","year":"2002","author":"Ranganathan","key":"ref3"},{"key":"ref4","first-page":"117","article-title":"A new case for the TAGE branch predictor","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Seznec"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9081185"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2737996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-022-04836-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2994067"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2977131"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iEECON48109.2020.229511"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2204753"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2013.6718953"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194570"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.060"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8565727"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.04.006"},{"key":"ref19","volume-title":"Triple module redundancy design techniques for virtex FPGAs","volume":"1","author":"Carmichael","year":"2001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440343"},{"article-title":"A SEU-hard flip-flop for antifuse FPGAs","volume-title":"Proc. IEEE NSREC","author":"Katz","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SpaceComp.2019.00008"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9010175"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104620"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas.2006.382112"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714946"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595570"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758647"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176811"},{"article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","year":"2015","author":"Asanovic","key":"ref30"},{"year":"2021","key":"ref31","article-title":"T-head processor core source code"},{"key":"ref32","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. (RISC-V)","volume":"5","author":"Zhao"},{"key":"ref33","first-page":"1178","article-title":"Towards developing high performance RISC-V processors using agile methodology","volume-title":"Proc. 55th IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Bao"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/9781119107392"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10052778\/10004483.pdf?arnumber=10004483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,9]],"date-time":"2024-02-09T04:36:38Z","timestamp":1707453398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10004483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":34,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3228774","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}