{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:13:23Z","timestamp":1780503203730,"version":"3.54.1"},"reference-count":97,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62125403"],"award-info":[{"award-number":["62125403"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U19B2041"],"award-info":[{"award-number":["U19B2041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92164301"],"award-info":[{"award-number":["92164301"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2021ZD0114400"],"award-info":[{"award-number":["2021ZD0114400"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017582","name":"Beijing National Research Center for Information Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100017582","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Advanced Innovation Center for Integrated Circuits"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcsi.2022.3228860","type":"journal-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T18:52:17Z","timestamp":1671648737000},"page":"1228-1241","source":"Crossref","is-referenced-by-count":24,"title":["Reconfigurability, Why It Matters in AI Tasks Processing: A Survey of Reconfigurable AI Chips"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0983-2722","authenticated-orcid":false,"given":"Xinhan","family":"Lin","sequence":"additional","affiliation":[{"name":"Shanghai Artificial Intelligence Laboratory, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2228-8829","authenticated-orcid":false,"given":"Fengbin","family":"Tu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8293-8881","authenticated-orcid":false,"given":"Yang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00024"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00068"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00011"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492420"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00021"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref47","first-page":"246","article-title":"A multi-mode 8K-MAC HW-utilization-aware neural processing unit with a unified multi-precision datapath in 4 nm flagship mobile SoC","author":"park","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821561"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366061"},{"key":"ref43","first-page":"134","article-title":"7.1 A 3.4-to-13.3 TOPS\/W 3.6 TOPS dual-core deep-learning accelerator for versatile AI applications in 7 nm 5G smartphone SoC","author":"lin","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3039858"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286149"},{"key":"ref4","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume":"25","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358295"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/EMC2.2018.00015"},{"key":"ref31","first-page":"2791","article-title":"Winner-take-all autoencoders","volume":"28","author":"makhzani","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00448"},{"key":"ref33","article-title":"StructADMM: A systematic, high-efficiency framework of structured weight pruning for DNNs","author":"zhang","year":"2018","journal-title":"arXiv 1807 11091"},{"key":"ref32","first-page":"3299","article-title":"meProp: Sparsified back propagation for accelerated deep learning with reduced overfitting","author":"sun","year":"2017","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662360"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref23","first-page":"1223","article-title":"Large scale distributed deep networks","volume":"1","author":"dean","year":"2012","journal-title":"Proc 25th Int Conf Neural Inf Process Syst"},{"key":"ref26","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662447"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref28","first-page":"345","article-title":"Towards accurate binary convolutional neural network","volume":"30","author":"lin","year":"2017","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref29","first-page":"365","article-title":"LQ-Nets: Learned quantization for highly accurate and compact deep neural networks","author":"zhang","year":"2018","journal-title":"Proc Eur Conf Comput Vis (ECCV)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3119554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICISC47916.2020.9171171"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00026"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586299"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926331"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622867"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT51525.2021.9580053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CloudTech49835.2020.9365911"},{"key":"ref19","first-page":"461","author":"kwon","year":"2018","journal-title":"MAERI Enabling Flexible Dataflow Mapping over DNN Accelerators via Programmable Interconnects"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303953"},{"key":"ref92","first-page":"2274","article-title":"Exploring hidden dimensions in accelerating convolutional neural networks","author":"jia","year":"2018","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00027"},{"key":"ref91","article-title":"Unifying data, model and hybrid parallelism in deep learning via tensor tiling","author":"wang","year":"2018","journal-title":"arXiv 1805 04170"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203852"},{"key":"ref89","first-page":"2430","article-title":"Device placement optimization with reinforcement learning","volume":"70","author":"mirhoseini","year":"2017","journal-title":"Proc 34th Int Conf Mach Learn"},{"key":"ref86","first-page":"1","article-title":"Beyond data and model parallelism for deep neural networks","volume":"1","author":"jia","year":"2019","journal-title":"Proc Mach Learn Syst"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00036"},{"key":"ref88","article-title":"Google’s neural machine translation system: Bridging the gap between human and machine translation","author":"wu","year":"2016","journal-title":"arXiv 1609 08144"},{"key":"ref87","article-title":"One weird trick for parallelizing convolutional neural networks","author":"krizhevsky","year":"2014","journal-title":"arXiv 1404 5997"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00081"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00023"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00016"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465777"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref77","year":"2017","journal-title":"NVIDIA Deep Learning Accelerator"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref2","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","volume":"28","author":"han","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref1","article-title":"Compressing deep convolutional networks using vector quantization","author":"gong","year":"2014","journal-title":"arXiv 1412 6115"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00068"},{"key":"ref70","first-page":"152","article-title":"9.5 A 6K-MAC feature-map-sparsity-aware neural processing unit in 5 nm flagship mobile SoC","author":"park","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00049"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00069"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00088"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00011"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00090"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358275"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062989"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00064"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2865006"},{"key":"ref62","first-page":"130","article-title":"7.1 An 11.5 TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304028"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10052778\/09996124.pdf?arnumber=9996124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T18:10:17Z","timestamp":1679335817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9996124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":97,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2022.3228860","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}