{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T23:50:58Z","timestamp":1773877858815,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001348","name":"RIE2020 Agency for Science, Technology and Research (A*STAR), Singapore, AME IAF-ICP","doi-asserted-by":"publisher","award":["I1801E0030"],"award-info":[{"award-number":["I1801E0030"]}],"id":[{"id":"10.13039\/501100001348","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcsi.2023.3240303","type":"journal-article","created":{"date-parts":[[2023,2,7]],"date-time":"2023-02-07T13:53:13Z","timestamp":1675777993000},"page":"2016-2027","source":"Crossref","is-referenced-by-count":29,"title":["BP-SCIM: A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6387-327X","authenticated-orcid":false,"given":"Yuzong","family":"Chen","sequence":"first","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6496-6539","authenticated-orcid":false,"given":"Junjie","family":"Mu","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9906-073X","authenticated-orcid":false,"given":"Hyunjoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6745-622X","authenticated-orcid":false,"given":"Lu","family":"Lu","sequence":"additional","affiliation":[{"name":"Agency for Science, Technology and Research (A*STAR), Fusionopolis, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317741"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM \/SRAM) using push-rule 6T bit-cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181068"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926083"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref33","first-page":"404","article-title":"A 40nm 64Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","author":"yoon","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3028848"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref1","first-page":"134","article-title":"An 879GOPS 243mW 80fps VGA fully visual CNN-SLAM processor for wide-range autonomous exploration","author":"li","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993621"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885343"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2956232"},{"key":"ref25","first-page":"172","article-title":"A 1.1GHz 12?A\/Mb-leakage SRAM design in 65nm ultra-low-power CMOS with integrated leakage reduction for mobile applications","author":"wang","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"ref22","year":"2022","journal-title":"Versal AI Core Series"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211105"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702363"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.57038"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036209"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref9","first-page":"206","article-title":"Liquid silicon: A nonvolatile fully programmable processing-in-memory processor with monolithically integrated ReRAM","author":"zha","year":"2019","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080227"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10109891\/10040239.pdf?arnumber=10040239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T15:02:36Z","timestamp":1684162956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10040239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":34,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3240303","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}