{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:59:22Z","timestamp":1773248362427,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7855."],"award-info":[{"award-number":["FA8650-18-2-7855."]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcsi.2023.3243644","type":"journal-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T13:52:33Z","timestamp":1677160353000},"page":"2028-2036","source":"Crossref","is-referenced-by-count":16,"title":["Low Latency SEU Detection in FPGA CRAM With In-Memory ECC Checking"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4486-413X","authenticated-orcid":false,"given":"Aurelien","family":"Alacchi","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5415-1870","authenticated-orcid":false,"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Temple","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2948-9466","authenticated-orcid":false,"given":"Roman","family":"Gauchi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0328-6713","authenticated-orcid":false,"given":"Michael","family":"Wirthlin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Brigham Young University (BYU), Provo, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401092"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577301"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3010647"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908500"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/23.124134"},{"key":"ref1","year":"2018","journal-title":"Radiation-Hardened Space-Grade Virtex-5QV Family Overview"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532053"},{"key":"ref16","year":"2006","journal-title":"Single Error Correction and Double Error Detection"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2743198"},{"key":"ref23","author":"chapman","year":"2010","journal-title":"SEU strategies for Virtex-5 devices"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819896"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875431"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref21","year":"2020","journal-title":"Virtex-5 FPGA Configuration User Guide"},{"key":"ref8","article-title":"Multi-cell upsets within the Xilinx series-7 FPGAs","author":"wirthlin","year":"2014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/9781118084328"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2425653"},{"key":"ref4","author":"li","year":"2001","journal-title":"Single event upset (SEU) hardened latch circuit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.09.008"},{"key":"ref6","author":"carmichael","year":"2006","journal-title":"Techniques for mitigating detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10109891\/10050795.pdf?arnumber=10050795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T15:02:18Z","timestamp":1684162938000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10050795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3243644","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}