{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:26:51Z","timestamp":1769837211216,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Science and Technology Development Fund, Macau, SAR","award":["FDCT 0036\/2020\/AGJ and SKL-AMSV (UM)-2020-2022"],"award-info":[{"award-number":["FDCT 0036\/2020\/AGJ and SKL-AMSV (UM)-2020-2022"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcsi.2023.3263963","type":"journal-article","created":{"date-parts":[[2023,4,7]],"date-time":"2023-04-07T17:34:52Z","timestamp":1680888892000},"page":"2637-2650","source":"Crossref","is-referenced-by-count":9,"title":["A 10.8-to-37.4 Gb\/s Reference-Less FD-Less Single-Loop Quarter-Rate Bang-Bang Clock and Data Recovery Employing Deliberate-Current- Mismatch Wide-Frequency-Acquisition Technique"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2691-9838","authenticated-orcid":false,"given":"Lin","family":"Wang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"given":"Chaowei","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9447-8763","authenticated-orcid":false,"given":"Xiaoteng","family":"Zhao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8596-7824","authenticated-orcid":false,"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixe-dSignal VLSI, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2856243"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884391"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158719"},{"key":"ref37","first-page":"184","article-title":"A 650 Mb\/s-to-8 Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594077"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2744661"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993599"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140778"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3030816"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859947"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS47518.2019.8953146"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3134874"},{"key":"ref17","first-page":"1","article-title":"A 24-to-35 Gb\/s x4 VCSEL driver IC with multi-rate referenceless CDR in 0.13 ?m SiGe BiCMOS","author":"tsunoda","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327291"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2646803"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005750"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3027021"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075885"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2915769"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2427332"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2584106"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304668"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008055"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494234"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3038865"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2927408"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS47518.2019.8953158"},{"key":"ref28","first-page":"386","article-title":"A 0.01-mm2 1.2-pJ\/bit 6.4-to-8 Gb\/s reference-less FD-less BBCDR using a deliberately-clock-selected strobe point based on a 2?\/3-interval phase","author":"zhao","year":"2021","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113773"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490486"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref7","first-page":"1","article-title":"A 6.5 Mb\/s to 11.3 Gb\/s continuous-rate clock and data recovery","author":"kenney","year":"2014","journal-title":"Proc IEEE CICC"},{"key":"ref9","first-page":"1","article-title":"An 8 mW frequency detector for 10 Gb\/s half-rate CDR using clock phase selection","author":"jalali","year":"2013","journal-title":"Proc Custom Integr Circuits Conf (CICC)"},{"key":"ref4","first-page":"253","article-title":"A 4×25 Gb\/s de-serializer with baud-rate sampling CDR and standing-wave clock distribution for NIC optical interconnects","author":"you","year":"2021","journal-title":"Proc IEEE Int Conf Integr Circuits Technol Appl (ICTA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA53157.2021.9661798"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS57515.2022.9934542"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874328"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10164683\/10097638.pdf?arnumber=10097638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:01:45Z","timestamp":1689616905000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10097638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":48,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3263963","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}