{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:34:33Z","timestamp":1772159673495,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcsi.2023.3265427","type":"journal-article","created":{"date-parts":[[2023,4,21]],"date-time":"2023-04-21T14:31:14Z","timestamp":1682087474000},"page":"2891-2903","source":"Crossref","is-referenced-by-count":14,"title":["Cross-Layer Reliability Modeling of Dual-Port FeFET: Device-Algorithm Interaction"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4228-9802","authenticated-orcid":false,"given":"Shubham","family":"Kumar","sequence":"first","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2550-9626","authenticated-orcid":false,"given":"Swetaki","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7902-9353","authenticated-orcid":false,"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3356-8917","authenticated-orcid":false,"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.833260"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066899"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref15","first-page":"1","article-title":"High performance UTBB FDSOI devices featuring 20 nm gate length for 14 nm node and beyond","author":"liu","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref37","article-title":"A computationally efficient compact model for ferroelectric switching with asymmetric non-periodic input signals","author":"gaidhane","year":"2022","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1063\/1.1335639"},{"key":"ref31","article-title":"Evolution of phases and ferroelectric properties of thin Hf0.5Zr0.5O2 films according to the thickness and annealing temperature","volume":"102","author":"park","year":"2013","journal-title":"Appl Phys Lett"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.803626"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128323"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.6b13866"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129226"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.01.016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref17","year":"2021","journal-title":"Sentaurus TCAD"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937329"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM47692.2020.9117979"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.4866323"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720631"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441038"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2889225"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"ref42","article-title":"HW\/SW co-design for reliable in-memory brain-inspired hyperdimensional computing","author":"thomann","year":"2022","journal-title":"arXiv 2202 04789"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM50988.2021.9420980"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020935"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3192093"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3151857"},{"key":"ref29","first-page":"1","article-title":"A survey on hyperdimensional computing aka vector symbolic architectures, part I: Models and data transformations","author":"kleyko","year":"2022","journal-title":"ACM Comput Surv"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830172"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3192808"},{"key":"ref9","first-page":"1","article-title":"Cross-layer FeFET reliability modeling towards robust hyperdimensional computing","author":"kumar","year":"2022","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1039\/D1NR05107E"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2967423"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10164683\/10106505.pdf?arnumber=10106505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T14:01:41Z","timestamp":1689602501000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10106505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3265427","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.21230789.v1","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.21230789","asserted-by":"object"}]},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}