{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T10:28:22Z","timestamp":1752229702576,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) through the \u201cACCROSS: Approximate Computing aCROss the System Stack\u201d","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Advantest as part of the Graduate School Intelligent Methods for Test and Reliability (GS-IMTR) at the University of Stuttgart"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcsi.2023.3267837","type":"journal-article","created":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T18:50:10Z","timestamp":1682362210000},"page":"2679-2688","source":"Crossref","is-referenced-by-count":3,"title":["FDSOI-Based Analog Computing for Ultra-Efficient Hamming Distance Similarity Calculation"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7841-1975","authenticated-orcid":false,"given":"Albi","family":"Mema","sequence":"first","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7902-9353","authenticated-orcid":false,"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7175-7284","authenticated-orcid":false,"given":"Paul R.","family":"Genssler","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003029"},{"key":"ref12","first-page":"160","article-title":"Impact of back bias on ultra-thin body and BOX (UTBB) devices","author":"liu","year":"2011","journal-title":"Proc Symp VLSI Technology Dig Technical Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3248286"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/srep40135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.007"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371940"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720631"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998179"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066899"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1039\/D1NR05107E"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"key":"ref1","first-page":"1","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","volume":"28","author":"courbariaux","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3371391"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2016.7589260"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531919"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994018"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/S3S46989.2019.9320666"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8308754"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2233203"},{"key":"ref20","first-page":"3373","article-title":"Novel FDSOI-based dynamic XNOR logic for ultra-efficient high-dense computing","author":"kumar","year":"2022","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM47692.2020.9117979"},{"journal-title":"Count the Number of 1’S in a Binary Number—Circuit Design and VHDL Implementation","year":"2017","author":"lal","key":"ref21"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2063191"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157162"},{"journal-title":"Ones counting circuit utilizing a matrix of interconnected half-adders for counting the number of ones in a binary string of image data","year":"1994","author":"balmer","key":"ref29"},{"key":"ref8","first-page":"2.7.1","article-title":"22 nm STT-MRAM for reflow and automotive uses with high yield, reliability, and magnetic immunity and with performance and shielding options","author":"gallagher","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2020.3028045"},{"key":"ref9","first-page":"9.2.1","article-title":"High performance UTBB FDSOI devices featuring 20 nm gate length for 14 nm node and beyond","author":"liu","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2871057"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.833260"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715265"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10164683\/10107666.pdf?arnumber=10107666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:02:55Z","timestamp":1689616975000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10107666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3267837","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}