{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T20:34:21Z","timestamp":1793478861954,"version":"4.5.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"JST ACT-X","award":["JPMJAX210A."],"award-info":[{"award-number":["JPMJAX210A."]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tcsi.2023.3268772","type":"journal-article","created":{"date-parts":[[2023,5,2]],"date-time":"2023-05-02T22:14:55Z","timestamp":1683065695000},"page":"3440-3450","source":"Crossref","is-referenced-by-count":6,"title":["Polyomino: A 3D-SRAM-Centric Accelerator for Randomly Pruned Matrix Multiplication With Simple Reordering Algorithm and Efficient Compression Format in 180-nm CMOS"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8804-7687","authenticated-orcid":false,"given":"Kota","family":"Shiba","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mitsuji","family":"Okada","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3394-2227","authenticated-orcid":false,"given":"Atsutake","family":"Kosuge","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0461-4208","authenticated-orcid":false,"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0617-1057","authenticated-orcid":false,"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027360"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037702"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref14","first-page":"330","article-title":"A 1.1 V 16 GB 640 GB\/s HBM2E DRAM with a data-bus window-extension technique and a synergetic on-die ECC scheme","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref30","first-page":"1","article-title":"Challenges for future computing systems","author":"dally","year":"0","journal-title":"HiPEAC Keynote"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref33","year":"2021","journal-title":"DRAM Power Model (DRAMPower)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842091"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567328"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"ref16","first-page":"1","article-title":"AMD next generation ‘ZEN 3’ core","author":"evers","year":"2021","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00182"},{"key":"ref18","first-page":"1","article-title":"SAINT-S: 3D SRAM stacking solution based on 7 nm TSV technology","author":"cho","year":"2020","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref24","first-page":"20721","article-title":"DominoSearch: Find layer-wise fine-grained N:M sparse schemes from dense neural networks","volume":"34","author":"sun","year":"2021","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref23","article-title":"Exploring the regularity of sparse structure in convolutional neural networks","author":"mao","year":"2017","journal-title":"arXiv 1705 08922"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220622"},{"key":"ref25","article-title":"Learning N:M fine-grained structured sparse neural networks from scratch","author":"zhou","year":"2021","journal-title":"arXiv 2102 04010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref22","article-title":"A 7-nm FinFET 1.2-TB\/s\/mm2~3 D-stacked SRAM module with 0.7-pJ\/b inductive coupling interface using over-SRAM coil and manchester-encoded synchronous transceiver","author":"shiba","year":"2022","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037892"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2422436.2422474"},{"key":"ref29","first-page":"29","article-title":"A 352 Gb\/s inductive-coupling DRAM\/SoC interface using overlapping coils with phase division multiplexing and ultra-thin fan-out wafer level package","author":"junaidi","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358291"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"ref9","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref4","article-title":"An image is worth 16×16 words: Transformers for image recognition at scale","author":"dosovitskiy","year":"2020","journal-title":"arXiv 2010 11929"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref6","article-title":"Chasing sparsity in vision transformers: An end-to-end exploration","author":"chen","year":"2021","journal-title":"arXiv 2106 04533"},{"key":"ref5","first-page":"1","article-title":"Attention is all you need","author":"vaswani","year":"2017","journal-title":"Proc Adv Neural Inf Process Syst"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10233917\/10114064.pdf?arnumber=10114064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T18:16:39Z","timestamp":1695060999000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10114064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3268772","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}