{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:17:04Z","timestamp":1762809424842,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcsi.2023.3272658","type":"journal-article","created":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T17:30:31Z","timestamp":1684431031000},"page":"2858-2867","source":"Crossref","is-referenced-by-count":6,"title":["3D SRAM Macro Design in 3D Nanofabric Process Technology"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3598-8798","authenticated-orcid":false,"given":"Dawit Burusie","family":"Abdi","sequence":"first","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6483-8430","authenticated-orcid":false,"given":"Shairfe M.","family":"Salahuddin","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8761-5213","authenticated-orcid":false,"given":"Juergen","family":"Boemmels","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5415-1870","authenticated-orcid":false,"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4579-0571","authenticated-orcid":false,"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5376-2119","authenticated-orcid":false,"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640158"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.45"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310261"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322233"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"journal-title":"Technical Manual BSIM-IMG 102 6 0","year":"2015","key":"ref30"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9542-1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2894982"},{"key":"ref2","first-page":"36.5.1","article-title":"Novel forksheet device architecture as ultimate logic scaling device towards 2 nm","author":"weckx","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824984"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431528"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019459"},{"journal-title":"SEMulator3D","year":"2022","key":"ref26"},{"key":"ref25","article-title":"Optimization of read and write performance of SRAMs for node 5 nm and beyond","volume":"10962","author":"shaik","year":"2019","journal-title":"Proc SPIE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662493"},{"key":"ref22","first-page":"134","article-title":"A 1-Tb, 4b\/cell, 176-stacked-WL 3D-NAND flash memory with improved read latency and a 14.8 Gb\/mm2 density","author":"cho","year":"2022","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"218","article-title":"A 512 Gb 3-bit\/cell 3D flash memory on 128-wordline-layer with 132 MB\/s write performance featuring circuit-under-array technology","author":"siau","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2018.01.013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2687524"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2695455"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3023923"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3054021"},{"key":"ref9","first-page":"144","article-title":"Lakefield and mobility compute: A 3D stacked 10 nm and 22FFL hybrid processor system in 12×12 mm2, 1 mm package-on-package","author":"gomes","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3088392"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344089"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921209"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/10164683\/10129150.pdf?arnumber=10129150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:01:29Z","timestamp":1689616889000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2023.3272658","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}